• 654 Citations
  • 13 h-Index
19982019
If you made any changes in Pure these will be visible here soon.

Personal profile

Education

  • 2002 PhD, Department of Computer Science, National Chiao Tung University

Research Interests

  • Design Automation for Nanometer Ics

Experience

  • 2002~2007 Assistant Manager, EDA Technology, R&D Center, Realtek Semiconductor Corporation, Taiwan
  • 2007~2012 Assistant Professor, Department of Electrical Engineering, National Cheng Kung University
  • 2012~present Associate Professor, Department of Electrical Engineering, National Cheng Kung University

Fingerprint Dive into the research topics where Jai-Ming Lin is active. These topic labels come from the works of this person. Together they form a unique fingerprint.

  • 6 Similar Profiles
Field programmable gate arrays (FPGA) Engineering & Materials Science
Networks (circuits) Engineering & Materials Science
Macros Engineering & Materials Science
Electric power utilization Engineering & Materials Science
Placement Mathematics
Electric potential Engineering & Materials Science
Capacitors Engineering & Materials Science
Convex optimization Engineering & Materials Science

Network Recent external collaboration on country level. Dive into details by clicking on the dots.

Projects 2008 2018

Research Output 1998 2019

Regularity-aware routability-driven macro placement methodology for mixed-size circuits with obstacles

Lin, J-M., Deng, Y. L., Li, S. T., Yu, B. H., Chang, L. Y. & Peng, T. W., 2019 Jan 1, In : IEEE Transactions on Very Large Scale Integration (VLSI) Systems. 27, 1, p. 57-68 12 p., 8478776.

Research output: Contribution to journalArticle

Macros
Networks (circuits)
Simulated annealing

Routability-driven mixed-size placement prototyping approach considering design hierarchy and indirect connectivity between macros

Lin, J-M., Li, S. T. & Wang, Y. T., 2019 Jun 2, Proceedings of the 56th Annual Design Automation Conference 2019, DAC 2019. Institute of Electrical and Electronics Engineers Inc., a119. (Proceedings - Design Automation Conference).

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Prototyping
Placement
Macros
Connectivity
Clustering

A fast thermal-aware fixed-outline floorplanning methodology based on analytical models

Lin, J-M., Chen, T. T., Chang, Y. F., Chang, W. Y., Shyu, Y. T., Chang, Y. J. & Lu, J. M., 2018 Nov 5, 2018 IEEE/ACM International Conference on Computer-Aided Design, ICCAD 2018 - Digest of Technical Papers. Institute of Electrical and Electronics Engineers Inc., a1. (IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers, ICCAD).

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Analytical models
Temperature
Thermal effects
Integrated circuits
Hot Temperature
1 Citation (Scopus)

Co-synthesis of floorplanning and powerplanning in 3D ICs for multiple supply voltage designs

Lin, J-M., Huang, C. Y. & Yang, J. Y., 2018 Apr 19, Proceedings of the 2018 Design, Automation and Test in Europe Conference and Exhibition, DATE 2018. Institute of Electrical and Electronics Engineers Inc., Vol. 2018-January. p. 1339-1344 6 p.

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Electric potential
Module
Networks (circuits)
Methodology
Resources
1 Citation (Scopus)

General floorplanning methodology for 3D ICs with an arbitrary bonding style

Lin, J-M. & Huang, C. Y., 2018 Apr 19, Proceedings of the 2018 Design, Automation and Test in Europe Conference and Exhibition, DATE 2018. Institute of Electrical and Electronics Engineers Inc., Vol. 2018-January. p. 1199-1202 4 p.

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Bins
Methodology
Benchmark
Module

Thesis

A Routability-Driven Macro Placer Following Design Hierarchy Based on Simulated Evolution Algorithm

Author: 有倫, 鄧., 2018 Aug 18

Supervisor: Lin, J. (Supervisor)

Student thesis: Master's Thesis

Design Hierarchy-Guided Placement Prototyping Approach Considering Indirect Connectivity Between Macros

Author: 思庭, 李., 2018 Oct 24

Supervisor: Lin, J. (Supervisor)

Student thesis: Master's Thesis

Multiple-Row Height Cell Placement Algorithm Considering Fence-Region Constraint

Author: 奕文, 王., 2018 Oct 24

Supervisor: Lin, J. (Supervisor)

Student thesis: Master's Thesis

Routability-Driven Macro-Aware Powerplanning Methodology Based on Learning Technique

Author: 志勝, 許., 2018 Aug 18

Supervisor: Lin, J. (Supervisor)

Student thesis: Master's Thesis

Thermal-Aware Floorplanning Methodology Considering Application Dependent Power Based on Learning Techniques

Author: 泰廷, 陳., 2018 Jul 26

Supervisor: Lin, J. (Supervisor)

Student thesis: Master's Thesis