Projects per year
Personal profile
Education
- 2002 PhD, Department of Computer Science, National Chiao Tung University
Research Interests
- Design Automation for Nanometer Ics
Experience
- 2002~2007 Assistant Manager, EDA Technology, R&D Center, Realtek Semiconductor Corporation, Taiwan
- 2007~2012 Assistant Professor, Department of Electrical Engineering, National Cheng Kung University
- 2012~present Associate Professor, Department of Electrical Engineering, National Cheng Kung University
Fingerprint
Dive into the research topics where Jai-Ming Lin is active. These topic labels come from the works of this person. Together they form a unique fingerprint.
- 6 Similar Profiles
Network
Recent external collaboration on country level. Dive into details by clicking on the dots or
Projects
- 9 Finished
-
-
-
考量三維晶片平面規畫與除錯之低功耗動態調整電壓與頻率之設計方法-子計畫四：在三維晶片考量多重電壓源之整合型電源線規劃與平面規劃
15-08-01 → 16-07-31
Project: Research project
-
考量三維晶片平面規畫與除錯之低功耗動態調整電壓與頻率之設計方法-子計畫四：在三維晶片考量多重電壓源之整合型電源線規劃與平面規劃
14-08-01 → 15-07-31
Project: Research project
-
考量三維晶片平面規畫與除錯之低功耗動態調整電壓與頻率之設計方法-子計畫四：在三維晶片考量多重電壓源之整合型電源線規劃與平面規劃
13-08-01 → 14-07-31
Project: Research project
Research output
-
A novel macro placement approach based on simulated evolution algorithm
Lin, J. M., Deng, Y. L., Yang, Y. C., Chen, J. J. & Chen, Y. C., 2019 Nov, 2019 IEEE/ACM International Conference on Computer-Aided Design, ICCAD 2019 - Digest of Technical Papers. Institute of Electrical and Electronics Engineers Inc., 8942168. (IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers, ICCAD; vol. 2019-November).Research output: Chapter in Book/Report/Conference proceeding › Conference contribution
-
Regularity-aware routability-driven macro placement methodology for mixed-size circuits with obstacles
Lin, J. M., Deng, Y. L., Li, S. T., Yu, B. H., Chang, L. Y. & Peng, T. W., 2019 Jan, In: IEEE Transactions on Very Large Scale Integration (VLSI) Systems. 27, 1, p. 57-68 12 p., 8478776.Research output: Contribution to journal › Article › peer-review
-
Routability-driven mixed-size placement prototyping approach considering design hierarchy and indirect connectivity between macros
Lin, J. M., Li, S. T. & Wang, Y. T., 2019 Jun 2, Proceedings of the 56th Annual Design Automation Conference 2019, DAC 2019. Institute of Electrical and Electronics Engineers Inc., a119. (Proceedings - Design Automation Conference).Research output: Chapter in Book/Report/Conference proceeding › Conference contribution
-
A fast thermal-aware fixed-outline floorplanning methodology based on analytical models
Lin, J. M., Chen, T. T., Chang, Y. F., Chang, W. Y., Shyu, Y. T., Chang, Y. J. & Lu, J. M., 2018 Nov 5, 2018 IEEE/ACM International Conference on Computer-Aided Design, ICCAD 2018 - Digest of Technical Papers. Institute of Electrical and Electronics Engineers Inc., a1. (IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers, ICCAD).Research output: Chapter in Book/Report/Conference proceeding › Conference contribution
4 Citations (Scopus) -
Co-synthesis of floorplanning and powerplanning in 3D ICs for multiple supply voltage designs
Lin, J. M., Huang, C. Y. & Yang, J. Y., 2018 Apr 19, Proceedings of the 2018 Design, Automation and Test in Europe Conference and Exhibition, DATE 2018. Institute of Electrical and Electronics Engineers Inc., p. 1339-1344 6 p. (Proceedings of the 2018 Design, Automation and Test in Europe Conference and Exhibition, DATE 2018; vol. 2018-January).Research output: Chapter in Book/Report/Conference proceeding › Conference contribution
1 Citation (Scopus)