Kuo-Hsing Kao

Associate Professor

Phone886 6 2757575 ext 62419
Emailkaofrank@mail.ncku.edu.tw
Websitehttp://www.ee.ncku.edu.tw/subpage_div/teacher_new_2/index2.php?teacher_id=77

Source: Scopus
Calculated based on no. of publications stored in Pure and citations from Scopus

Research activity per year

If you made any changes in Pure these will be visible here soon.

Personal profile

Education

2013 PhD, Electrical Engineering, KULeuven, Belgium

Research Interests

Semiconductor Physics and Devices

Experience

2009~2013 PhD researcher, Inter-university Microelectronic Centre (imec), Belgium
2014~present Assistant Professor, Department of Electrical Engineering, National Cheng Kung University, Taiwan

Fingerprint

Dive into the research topics where Kuo-Hsing Kao is active. These topic labels come from the works of this person. Together they form a unique fingerprint.

6 Similar Profiles

Network

Recent external collaboration on country level. Dive into details by clicking on the dots or

6 Finished

量子電子元件與人工智慧於半導體產業之應用 : 機器學習導向之量子傳輸模擬及與現今半導體製程相容之新穎元件製作(2/5)
Kao, K.
19-02-01 → 20-01-31
Project: Research project
量子電子元件與人工智慧於半導體產業之應用 : 機器學習導向之量子傳輸模擬及與現今半導體製程相容之新穎元件製作(2/5)
Kao, K.
19-02-01 → 20-01-31
Project: Research project
無摻雜場效電晶體: 非平衡態格林函數量子傳輸模擬與實驗
Kao, K.
17-08-01 → 18-07-31
Project: Research project
空乏型量子井場效電晶體: 理論計算與實驗製作
Kao, K.
16-08-01 → 17-07-31
Project: Research project
具殼層淺參雜(深度小於5奈米且陡峭度 ~ 0.7奈米每10倍變化)之量子電子元件於節能電子的應用(I)
Kao, K.
15-08-01 → 16-07-31
Project: Research project

871 Citations
15 h-Index
31 Article
20 Conference contribution
1 Paper
1 Comment/debate
More
- 1 Conference article
- 1 Patent

Fabrication of Vertically Stacked Nanosheet Junctionless Field-Effect Transistors and Applications for the CMOS and CFET Inverters
Sung, P. J., Chang, S. W., Kao, K. H., Wu, C. T., Su, C. J., Cho, T. C., Hsueh, F. K., Lee, W. H., Lee, Y. J. & Chao, T. S., 2020 Sep, In: IEEE Transactions on Electron Devices. 67, 9, p. 3504-3509 6 p., 9146737.
Research output: Contribution to journal › Article › peer-review
Impact of the polarization on time-dependent dielectric breakdown in ferroelectric Hf_0.5Zr_0.5O₂ on Ge substrates
Yang, T. H., Su, C. J., Wang, Y. S., Kao, K. H., Lee, Y. J. & Wu, T. L., 2020 Apr 1, In: Japanese Journal of Applied Physics. 59, SG, SGGB08.
Research output: Contribution to journal › Article › peer-review
Process and Structure Considerations for the Post FinFET Era
Su, C. J., Sung, P. J., Kao, K. H., Lee, Y. J., Wu, W. F. & Yeh, W. K., 2020 Jun, 2020 IEEE Silicon Nanoelectronics Workshop, SNW 2020. Institute of Electrical and Electronics Engineers Inc., p. 13-14 2 p. 9131422. (2020 IEEE Silicon Nanoelectronics Workshop, SNW 2020).
Research output: Chapter in Book/Report/Conference proceeding › Conference contribution
Subthreshold Swing Saturation of Nanoscale MOSFETs Due to Source-to-Drain Tunneling at Cryogenic Temperatures
Kao, K. H., Wu, T. R., Chen, H. L., Lee, W. J., Chen, N. Y., Ma, W. C. Y., Su, C. J. & Lee, Y. J., 2020 Sep, In: IEEE Electron Device Letters. 41, 9, p. 1296-1299 4 p., 9149664.
Research output: Contribution to journal › Article › peer-review
A Comprehensive Kinetical Modeling of Polymorphic Phase Distribution of Ferroelectric-Dielectrics and Interfacial Energy Effects on Negative Capacitance FETs
Tang, Y. T., Fan, C. L., Kao, Y. C., Modolo, N., Su, C. J., Wu, T. L., Kao, K. H., Wu, P. J., Hsaio, S. W., Useinov, A., Su, P., Wu, W. F., Huang, G. W., Shieh, J. M., Yeh, W. K. & Wang, Y. H., 2019 Jun, 2019 Symposium on VLSI Technology, VLSI Technology 2019 - Digest of Technical Papers. Institute of Electrical and Electronics Engineers Inc., p. T222-T223 8776508. (Digest of Technical Papers - Symposium on VLSI Technology; vol. 2019-June).
Research output: Chapter in Book/Report/Conference proceeding › Conference contribution
4 Citations (Scopus)