Personal profile
Education
- 2013 PhD, Electrical Engineering, KULeuven, Belgium
Research Interests
- Semiconductor Physics and Devices
Experience
- 2009~2013 PhD researcher, Inter-university Microelectronic Centre (imec), Belgium
- 2014~present Assistant Professor, Department of Electrical Engineering, National Cheng Kung University, Taiwan
Expertise related to UN Sustainable Development Goals
In 2015, UN member states agreed to 17 global Sustainable Development Goals (SDGs) to end poverty, protect the planet and ensure prosperity for all. This person’s work contributes towards the following SDG(s):
-
SDG 9 Industry, Innovation, and Infrastructure
Fingerprint
- 1 Similar Profiles
Collaborations and top research areas from the last five years
Projects
- 9 Finished
-
量子電子元件與人工智慧於半導體產業之應用 : 機器學習導向之量子傳輸模擬 及 與現今半導體製程相容之新穎元件製作( V )
Kao, K.-H. (PI)
22-02-01 → 23-01-31
Project: Research project
-
量子電子元件與人工智慧於半導體產業之應用 : 機器學習導向之量子傳輸模擬 及 與現今半導體製程相容之新穎元件製作( IV )
Kao, K.-H. (PI)
21-02-01 → 22-01-31
Project: Research project
-
量子電子元件與人工智慧於半導體產業之應用 : 機器學習導向之量子傳輸模擬及與現今半導體製程相容之新穎元件製作(3/5)
Kao, K.-H. (PI)
20-02-01 → 21-01-31
Project: Research project
-
量子電子元件與人工智慧於半導體產業之應用 : 機器學習導向之量子傳輸模擬 及 與現今半導體製程相容之新穎元件製作(2/5)
Kao, K.-H. (PI)
19-02-01 → 20-01-31
Project: Research project
-
量子電子元件與人工智慧於半導體產業之應用 : 機器學習導向之量子傳輸模擬 及 與現今半導體製程相容之新穎元件製作(2/5)
Kao, K.-H. (PI)
19-02-01 → 20-01-31
Project: Research project
-
Comprehensive Analysis of Pulse Voltage Stress Effects on Electrical Degradation in Junctionless Ferroelectric Thin-Film Transistors
Ma, W. C. Y., Su, C. J., Kao, K. H., Cho, T. C., Yen, Y. C., Yang, J. M., Li, Y. H., Chen, Y. C., Lin, J. Y. & Chang, H. W., 2025, In: IEEE Transactions on Electron Devices. 72, 9, p. 4865-4871 7 p.Research output: Contribution to journal › Article › peer-review
-
Demonstration of Nanoscale Cryogenic Ferroelectric Independent-Double-Gate FinFET for High-Density Storage and Neuromorphic Computing
Lu, H. Y., Lee, H. M., Zhong, S. L., Liang, C. K., Hsu, S. T., Pai, Y. C., Tseng, W. C., Baig, M. A., Le, H. H., Chen, N. Y., Lee, W. J., Wang, C. H., Kao, K. H., Chiang, M.-H., Lee, Y. J., Wang, Y. H. & Lu, D. D., 2025, Proceedings - 51st IEEE European Solid-State Electronics Research Conference, ESSERC 2025. IEEE Computer Society, p. 265-268 4 p. (European Solid-State Circuits Conference).Research output: Chapter in Book/Report/Conference proceeding › Conference contribution
-
Forecasting Silicon Superconducting Properties with CMOS-Compatible Processes at Room Temperature
Sharma, A., Chiu, K. F., Chiu, M., Tsai, D. R., Lo, S. T., Ma, C. Y., Chen, T. M., Chiang, N., Su, C. J. & Kao, K. H., 2025 Oct 28, In: ACS Applied Electronic Materials. 7, 20, p. 9408-9414 7 p.Research output: Contribution to journal › Article › peer-review
Open Access -
High-Performance Junctionless Ferroelectric Thin-Film Transistor for Low-Voltage and High-Speed Nonvolatile Memory Applications
Ma, W. C. Y., Su, C. J., Kao, K. H., Yen, Y. C., Yang, J. M., Li, Y. H., Chen, Y. C., Lin, J. Y. & Chang, H. W., 2025, In: IEEE Transactions on Electron Devices. 72, 1, p. 247-252 6 p.Research output: Contribution to journal › Article › peer-review
1 Link opens in a new tab Citation (Scopus) -
Impact of Pulse Voltage Stress on the Reliability of Ferroelectric Thin-Film Transistor
Ma, W. C. Y., Su, C. J., Kao, K. H., Yen, Y. C., Yang, J. M., Li, Y. H., Chen, Y. C., Lin, J. Y. & Chang, H. W., 2025, In: IEEE Transactions on Device and Materials Reliability. 25, 2, p. 240-246 7 p.Research output: Contribution to journal › Article › peer-review