• 785 Citations
  • 15 h-Index
1992 …2019
If you made any changes in Pure these will be visible here soon.

Research Output 1992 2019

Filter
Paper
2012
1 Citation (Scopus)

Efficient scissoring scheme for scanline-based rendering of 2D vector graphics

Lin, W. C., Ye, J. H., Yang, D. W., Huang, S. Y., Shieh, M-D. & Wang, J., 2012 Sep 28, p. 766-769. 4 p.

Research output: Contribution to conferencePaper

Electric power utilization
Display devices
Throughput
Processing
Rasterization
19 Citations (Scopus)

Fast scalable radix-4 Montgomery modular multiplier

Wang, S. H., Lin, W. C., Ye, J. H. & Shieh, M-D., 2012 Sep 28, p. 3049-3052. 4 p.

Research output: Contribution to conferencePaper

Cryptography
2004
2 Citations (Scopus)

Efficient testing and design-for-testability schemes for multimedia cores: A case study on DCT circuits

Shieh, M. D., Shen, S. C., Lin, Y. C. & Lee, K. J., 2004 Dec 1, p. 177-180. 4 p.

Research output: Contribution to conferencePaper

Design for testability
Discrete cosine transforms
Networks (circuits)
Testing
Broadcasting
1 Citation (Scopus)

High-speed VLSI design for montgomery inverse over GF(2 m)

Chen, J. H., Shieh, M. D. & Wu, C. M., 2004 Dec 1, p. 25-28. 4 p.

Research output: Contribution to conferencePaper

Cryptography
Hardware
Networks (circuits)
1997

A versatile signal processing board for real-time multimedia communication

Wang, M. R., Wang, J. S., Huang, Y. T., Hsu, M. H., Shieh, M-D., Wu, C. H. & Jeng, B. S., 1997 Dec 1, p. 331-334. 4 p.

Research output: Contribution to conferencePaper

Speech coding
Logic devices
Motion estimation
Application specific integrated circuits
Animation

Dichotomy-based constrained encoding for low switching activity in asynchronous finite state machines

Shieh, M-D., Sheu, M. H., Wang, H. R. & Cheng, H. C., 1997 Dec 1, p. 509-512. 4 p.

Research output: Contribution to conferencePaper

Finite automata
State assignment
Coating techniques
Energy dissipation

Efficient hardware design approach from system-level specification

Sheu, M. H., Shieh, M-D., Liu, S. W. & Dou, C., 1997 Dec 1, p. 1213-1216. 4 p.

Research output: Contribution to conferencePaper

Specification languages
Specifications
Hardware
Computer hardware description languages
Vending machines
4 Citations (Scopus)

Low-cost VLSI architecture design for non-separable 2-D Discrete Wavelet Transform

Sheu, M. H., Shieh, M-D. & Liu, S. W., 1997 Dec 1, p. 1217-1220. 4 p.

Research output: Contribution to conferencePaper

Discrete wavelet transforms
Data storage equipment
Parallel architectures
Computer hardware
Costs
2 Citations (Scopus)

Low-power VLSI architecture for the Viterbi decoder

Ju, W. S., Shieh, M. D. & Sheu, M. H., 1997 Dec 1, p. 1201-1204. 4 p.

Research output: Contribution to conferencePaper

Convolutional codes
Energy dissipation
Data storage equipment
Error probability

On the implementation of wave-pipelined multipliers in lookup table-based FPGAs

Ke, Y. S., Shieh, M-D. & Sheu, M. H., 1997 Dec 1, p. 434-437. 4 p.

Research output: Contribution to conferencePaper

Table lookup
Field programmable gate arrays (FPGA)
1996

MAPS: A new and efficient block-matching criterion for motion estimation

Shieh, M. D., Sheu, M. H. & Hsu, Y. C., 1996 Dec 1, p. 1393-1396. 4 p.

Research output: Contribution to conferencePaper

Motion estimation
Computational complexity
mycophenolic adenine dinucleotide