0.75-V subthreshold CMOS logic using dynamic substrate bias

Yu Cherng Hung, Bin Da Liu

Research output: Contribution to conferencePaper

1 Citation (Scopus)

Abstract

In this paper, a 0.75-V CMOS logic operated in sub threshold region is proposed. Based on dynamic substrate bias, the supply voltage of the circuit is effectively reduced. Using UMC 0.5-μm CMOS technology, the logic circuits are verified by inverter function, NOR gate, exclusive OR gate, full adder, and ring oscillator. Including I/O pad capacitance, the results of the chip measurement show that the response time of this circuit is order of 100 μs under 0.75-V supply.

Original languageEnglish
Pages345-348
Number of pages4
Publication statusPublished - 2004 Dec 1
Event2004 IEEE Asia-Pacific Conference on Circuits and Systems, APCCAS 2004: SoC Design for Ubiquitous Information Technology - Tainan, Taiwan
Duration: 2004 Dec 62004 Dec 9

Other

Other2004 IEEE Asia-Pacific Conference on Circuits and Systems, APCCAS 2004: SoC Design for Ubiquitous Information Technology
CountryTaiwan
CityTainan
Period04-12-0604-12-09

Fingerprint

Networks (circuits)
Logic circuits
Adders
Substrates
Capacitance
Electric potential

All Science Journal Classification (ASJC) codes

  • Electrical and Electronic Engineering

Cite this

Hung, Y. C., & Liu, B. D. (2004). 0.75-V subthreshold CMOS logic using dynamic substrate bias. 345-348. Paper presented at 2004 IEEE Asia-Pacific Conference on Circuits and Systems, APCCAS 2004: SoC Design for Ubiquitous Information Technology, Tainan, Taiwan.
Hung, Yu Cherng ; Liu, Bin Da. / 0.75-V subthreshold CMOS logic using dynamic substrate bias. Paper presented at 2004 IEEE Asia-Pacific Conference on Circuits and Systems, APCCAS 2004: SoC Design for Ubiquitous Information Technology, Tainan, Taiwan.4 p.
@conference{a3e9aede251b4dbf8876d3860e826e61,
title = "0.75-V subthreshold CMOS logic using dynamic substrate bias",
abstract = "In this paper, a 0.75-V CMOS logic operated in sub threshold region is proposed. Based on dynamic substrate bias, the supply voltage of the circuit is effectively reduced. Using UMC 0.5-μm CMOS technology, the logic circuits are verified by inverter function, NOR gate, exclusive OR gate, full adder, and ring oscillator. Including I/O pad capacitance, the results of the chip measurement show that the response time of this circuit is order of 100 μs under 0.75-V supply.",
author = "Hung, {Yu Cherng} and Liu, {Bin Da}",
year = "2004",
month = "12",
day = "1",
language = "English",
pages = "345--348",
note = "2004 IEEE Asia-Pacific Conference on Circuits and Systems, APCCAS 2004: SoC Design for Ubiquitous Information Technology ; Conference date: 06-12-2004 Through 09-12-2004",

}

Hung, YC & Liu, BD 2004, '0.75-V subthreshold CMOS logic using dynamic substrate bias' Paper presented at 2004 IEEE Asia-Pacific Conference on Circuits and Systems, APCCAS 2004: SoC Design for Ubiquitous Information Technology, Tainan, Taiwan, 04-12-06 - 04-12-09, pp. 345-348.

0.75-V subthreshold CMOS logic using dynamic substrate bias. / Hung, Yu Cherng; Liu, Bin Da.

2004. 345-348 Paper presented at 2004 IEEE Asia-Pacific Conference on Circuits and Systems, APCCAS 2004: SoC Design for Ubiquitous Information Technology, Tainan, Taiwan.

Research output: Contribution to conferencePaper

TY - CONF

T1 - 0.75-V subthreshold CMOS logic using dynamic substrate bias

AU - Hung, Yu Cherng

AU - Liu, Bin Da

PY - 2004/12/1

Y1 - 2004/12/1

N2 - In this paper, a 0.75-V CMOS logic operated in sub threshold region is proposed. Based on dynamic substrate bias, the supply voltage of the circuit is effectively reduced. Using UMC 0.5-μm CMOS technology, the logic circuits are verified by inverter function, NOR gate, exclusive OR gate, full adder, and ring oscillator. Including I/O pad capacitance, the results of the chip measurement show that the response time of this circuit is order of 100 μs under 0.75-V supply.

AB - In this paper, a 0.75-V CMOS logic operated in sub threshold region is proposed. Based on dynamic substrate bias, the supply voltage of the circuit is effectively reduced. Using UMC 0.5-μm CMOS technology, the logic circuits are verified by inverter function, NOR gate, exclusive OR gate, full adder, and ring oscillator. Including I/O pad capacitance, the results of the chip measurement show that the response time of this circuit is order of 100 μs under 0.75-V supply.

UR - http://www.scopus.com/inward/record.url?scp=21644482343&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=21644482343&partnerID=8YFLogxK

M3 - Paper

AN - SCOPUS:21644482343

SP - 345

EP - 348

ER -

Hung YC, Liu BD. 0.75-V subthreshold CMOS logic using dynamic substrate bias. 2004. Paper presented at 2004 IEEE Asia-Pacific Conference on Circuits and Systems, APCCAS 2004: SoC Design for Ubiquitous Information Technology, Tainan, Taiwan.