3D integration of vertical-stacking of MoS2and Si CMOS featuring embedded 2T1R configuration demonstrated on full wafers

C. J. Su, M. K. Huang, K. S. Lee, V. P.H. Hu, Y. F. Huang, B. C. Zheng, C. H. Yao, N. C. Lin, K. H. Kao, T. C. Hong, P. J. Sung, C. T. Wu, T. Y. Yu, K. L. Lin, Y. C. Tseng, C. L. Lin, Y. J. Lee, T. S. Chao, J. Y. Li, W. F. WuJ. M. Shieh, Y. H. Wang, W. K. Yeh

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Abstract

For the first time, a 3D stacking of MoS2 and Si CMOS integrated with embedded RRAM is proposed and fabricated, and CMOS inverter comprised of MoS2 nFET and Si pFET is demonstrated. Vertically stacked multiple MoS2 channels are required for the performance matching. Resistive switching (RS) of a Ti/MoS2 /p+-Si structure showing high ON/OFF ratio of 106 is demonstrated firstly by highly Si-compatible process. Surface modification is the key to formation of uniform and smooth stacked MoS2 multiple channels and to enhanced resistive switching endurance. This scheme can be applied to CMOS-based bipolar RRAM 1T1R or 2T1R without increasing the cell size. Our work offers a new pathway with high feasibility of integrated 2D materials and Si FETs into CMOS to enabling 3D embedded logics and memories for future computing systems.

Original languageEnglish
Title of host publication2020 IEEE International Electron Devices Meeting, IEDM 2020
PublisherInstitute of Electrical and Electronics Engineers Inc.
Pages12.2.1-12.2.4
ISBN (Electronic)9781728188881
DOIs
Publication statusPublished - 2020 Dec 12
Event66th Annual IEEE International Electron Devices Meeting, IEDM 2020 - Virtual, San Francisco, United States
Duration: 2020 Dec 122020 Dec 18

Publication series

NameTechnical Digest - International Electron Devices Meeting, IEDM
Volume2020-December
ISSN (Print)0163-1918

Conference

Conference66th Annual IEEE International Electron Devices Meeting, IEDM 2020
CountryUnited States
CityVirtual, San Francisco
Period20-12-1220-12-18

All Science Journal Classification (ASJC) codes

  • Electronic, Optical and Magnetic Materials
  • Condensed Matter Physics
  • Electrical and Electronic Engineering
  • Materials Chemistry

Fingerprint Dive into the research topics of '3D integration of vertical-stacking of MoS<sub>2</sub>and Si CMOS featuring embedded 2T1R configuration demonstrated on full wafers'. Together they form a unique fingerprint.

Cite this