A 0.92mW 10-bit 50-MS/s SAR ADC in 0.13uμm CMOS process

Chun Cheng Liu; Soon-Jyh Chang; Guan Ying Huang; Yin Zu Lin

A 0.92mW 10-bit 50-MS/s SAR ADC in 0.13uμm CMOS process

Chun Cheng Liu, Soon-Jyh Chang, Guan Ying Huang, Yin Zu Lin

Department of Electrical Engineering

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution

109 Citations (Scopus)

Abstract

This paper reports a 10-bit 50MS/s SAR ADC with a set-and-down capacitor switching method. Compared to the conventional method, the average switching energy is reduced about 81%. At 50MS/s and 1.2V supply, the ADC consumes 0.92mW and achieves an SNDR of 52.78dB, resulting in an FOM of 52fJ/Conversion-step. Fabricated in a 0.13uμm 1P8M CMOS technology, the ADC only occupies 0.075mm2 active area.

Original language	English
Title of host publication	2009 Symposium on VLSI Circuits
Pages	236-237
Number of pages	2
Publication status	Published - 2009
Event	2009 Symposium on VLSI Circuits - Kyoto, Japan Duration: 2009 Jun 16 → 2009 Jun 18

Other

Other	2009 Symposium on VLSI Circuits
Country/Territory	Japan
City	Kyoto
Period	09-06-16 → 09-06-18

All Science Journal Classification (ASJC) codes

Electronic, Optical and Magnetic Materials
Electrical and Electronic Engineering

Cite this

@inproceedings{c635d56657a942fcb2efd43db0161c1a,

title = "A 0.92mW 10-bit 50-MS/s SAR ADC in 0.13uμm CMOS process",

abstract = "This paper reports a 10-bit 50MS/s SAR ADC with a set-and-down capacitor switching method. Compared to the conventional method, the average switching energy is reduced about 81%. At 50MS/s and 1.2V supply, the ADC consumes 0.92mW and achieves an SNDR of 52.78dB, resulting in an FOM of 52fJ/Conversion-step. Fabricated in a 0.13uμm 1P8M CMOS technology, the ADC only occupies 0.075mm2 active area.",

author = "Liu, {Chun Cheng} and Soon-Jyh Chang and Huang, {Guan Ying} and Lin, {Yin Zu}",

year = "2009",

language = "English",

isbn = "9784863480018",

pages = "236--237",

booktitle = "2009 Symposium on VLSI Circuits",

note = "2009 Symposium on VLSI Circuits ; Conference date: 16-06-2009 Through 18-06-2009",

}

TY - GEN

T1 - A 0.92mW 10-bit 50-MS/s SAR ADC in 0.13uμm CMOS process

AU - Liu, Chun Cheng

AU - Chang, Soon-Jyh

AU - Huang, Guan Ying

AU - Lin, Yin Zu

PY - 2009

Y1 - 2009

N2 - This paper reports a 10-bit 50MS/s SAR ADC with a set-and-down capacitor switching method. Compared to the conventional method, the average switching energy is reduced about 81%. At 50MS/s and 1.2V supply, the ADC consumes 0.92mW and achieves an SNDR of 52.78dB, resulting in an FOM of 52fJ/Conversion-step. Fabricated in a 0.13uμm 1P8M CMOS technology, the ADC only occupies 0.075mm2 active area.

AB - This paper reports a 10-bit 50MS/s SAR ADC with a set-and-down capacitor switching method. Compared to the conventional method, the average switching energy is reduced about 81%. At 50MS/s and 1.2V supply, the ADC consumes 0.92mW and achieves an SNDR of 52.78dB, resulting in an FOM of 52fJ/Conversion-step. Fabricated in a 0.13uμm 1P8M CMOS technology, the ADC only occupies 0.075mm2 active area.

UR - http://www.scopus.com/inward/record.url?scp=70449359767&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=70449359767&partnerID=8YFLogxK

M3 - Conference contribution

AN - SCOPUS:70449359767

SN - 9784863480018

SP - 236

EP - 237

BT - 2009 Symposium on VLSI Circuits

T2 - 2009 Symposium on VLSI Circuits

Y2 - 16 June 2009 through 18 June 2009

ER -

A 0.92mW 10-bit 50-MS/s SAR ADC in 0.13uμm CMOS process

Abstract

Other

All Science Journal Classification (ASJC) codes

Other files and links

Fingerprint

Cite this