A 10-bit 50-MS/s SAR ADC with a monotonic capacitor switching procedure

Chun Cheng Liu, Soon Jyh Chang, Guan Ying Huang, Ying Zu Lin

Research output: Contribution to journalArticlepeer-review

1001 Citations (Scopus)


This paper presents a low-power 10-bit 50-MS/s successive approximation register (SAR) analog-to-digital converter (ADC) that uses a monotonic capacitor switching procedure. Compared to converters that use the conventional procedure, the average switching energy and total capacitance are reduced by about 81% and 50%, respectively. In the switching procedure, the input common-mode voltage gradually converges to ground. An improved comparator diminishes the signal-dependent offset caused by the input common-mode voltage variation. The prototype was fabricated using 0.13- μm 1P8M CMOS technology. At a 1.2-V supply and 50 MS/s, the ADC achieves an SNDR of 57.0 dB and consumes 0.826 mW, resulting in a figure of merit (FOM) of 29 fJ/conversion-step. The ADC core occupies an active area of only &195 × 265 μm2.

Original languageEnglish
Article number5437496
Pages (from-to)731-740
Number of pages10
JournalIEEE Journal of Solid-State Circuits
Issue number4
Publication statusPublished - 2010 Apr

All Science Journal Classification (ASJC) codes

  • Electrical and Electronic Engineering


Dive into the research topics of 'A 10-bit 50-MS/s SAR ADC with a monotonic capacitor switching procedure'. Together they form a unique fingerprint.

Cite this