A 10-bit segmented digital-to-time converter with 10-ps-level resolution and offset calibration circuits

Keng Hong Chu, Tse An Chen, Chia-Ling Wei

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Abstract

A 10-bit segmented digital-to-time converter (DTC) with offset calibration is proposed. The segmented architecture (2-bit binary code + 8-bit thermometer code) is adopted in the proposed DTC to reduce the impact of process variation on linearity. Moreover, the relative time generation is used for getting high resolution, and the offset calibration circuit is also implemented to calibrate the offset error inherent in the relative time generation. The proposed DTC was fabricated using the TSMC 0.18μm 1P6M mixed-signal process. The resolution is designed to be in the order of 10ps, and the total output timing range is in the order of 10 ns. The core area is 0.7mm2.

Original languageEnglish
Title of host publication2016 5th International Symposium on Next-Generation Electronics, ISNE 2016
PublisherInstitute of Electrical and Electronics Engineers Inc.
ISBN (Electronic)9781509024391
DOIs
Publication statusPublished - 2016 Aug 12
Event5th International Symposium on Next-Generation Electronics, ISNE 2016 - Hsinchu, Taiwan
Duration: 2016 May 42016 May 6

Publication series

Name2016 5th International Symposium on Next-Generation Electronics, ISNE 2016

Other

Other5th International Symposium on Next-Generation Electronics, ISNE 2016
CountryTaiwan
CityHsinchu
Period16-05-0416-05-06

Fingerprint

Calibration
Networks (circuits)
Binary codes
Thermometers

All Science Journal Classification (ASJC) codes

  • Electrical and Electronic Engineering
  • Electronic, Optical and Magnetic Materials

Cite this

Chu, K. H., Chen, T. A., & Wei, C-L. (2016). A 10-bit segmented digital-to-time converter with 10-ps-level resolution and offset calibration circuits. In 2016 5th International Symposium on Next-Generation Electronics, ISNE 2016 [7543359] (2016 5th International Symposium on Next-Generation Electronics, ISNE 2016). Institute of Electrical and Electronics Engineers Inc.. https://doi.org/10.1109/ISNE.2016.7543359
Chu, Keng Hong ; Chen, Tse An ; Wei, Chia-Ling. / A 10-bit segmented digital-to-time converter with 10-ps-level resolution and offset calibration circuits. 2016 5th International Symposium on Next-Generation Electronics, ISNE 2016. Institute of Electrical and Electronics Engineers Inc., 2016. (2016 5th International Symposium on Next-Generation Electronics, ISNE 2016).
@inproceedings{9efd44856e684872bd9ea6c64b1fd552,
title = "A 10-bit segmented digital-to-time converter with 10-ps-level resolution and offset calibration circuits",
abstract = "A 10-bit segmented digital-to-time converter (DTC) with offset calibration is proposed. The segmented architecture (2-bit binary code + 8-bit thermometer code) is adopted in the proposed DTC to reduce the impact of process variation on linearity. Moreover, the relative time generation is used for getting high resolution, and the offset calibration circuit is also implemented to calibrate the offset error inherent in the relative time generation. The proposed DTC was fabricated using the TSMC 0.18μm 1P6M mixed-signal process. The resolution is designed to be in the order of 10ps, and the total output timing range is in the order of 10 ns. The core area is 0.7mm2.",
author = "Chu, {Keng Hong} and Chen, {Tse An} and Chia-Ling Wei",
year = "2016",
month = "8",
day = "12",
doi = "10.1109/ISNE.2016.7543359",
language = "English",
series = "2016 5th International Symposium on Next-Generation Electronics, ISNE 2016",
publisher = "Institute of Electrical and Electronics Engineers Inc.",
booktitle = "2016 5th International Symposium on Next-Generation Electronics, ISNE 2016",
address = "United States",

}

Chu, KH, Chen, TA & Wei, C-L 2016, A 10-bit segmented digital-to-time converter with 10-ps-level resolution and offset calibration circuits. in 2016 5th International Symposium on Next-Generation Electronics, ISNE 2016., 7543359, 2016 5th International Symposium on Next-Generation Electronics, ISNE 2016, Institute of Electrical and Electronics Engineers Inc., 5th International Symposium on Next-Generation Electronics, ISNE 2016, Hsinchu, Taiwan, 16-05-04. https://doi.org/10.1109/ISNE.2016.7543359

A 10-bit segmented digital-to-time converter with 10-ps-level resolution and offset calibration circuits. / Chu, Keng Hong; Chen, Tse An; Wei, Chia-Ling.

2016 5th International Symposium on Next-Generation Electronics, ISNE 2016. Institute of Electrical and Electronics Engineers Inc., 2016. 7543359 (2016 5th International Symposium on Next-Generation Electronics, ISNE 2016).

Research output: Chapter in Book/Report/Conference proceedingConference contribution

TY - GEN

T1 - A 10-bit segmented digital-to-time converter with 10-ps-level resolution and offset calibration circuits

AU - Chu, Keng Hong

AU - Chen, Tse An

AU - Wei, Chia-Ling

PY - 2016/8/12

Y1 - 2016/8/12

N2 - A 10-bit segmented digital-to-time converter (DTC) with offset calibration is proposed. The segmented architecture (2-bit binary code + 8-bit thermometer code) is adopted in the proposed DTC to reduce the impact of process variation on linearity. Moreover, the relative time generation is used for getting high resolution, and the offset calibration circuit is also implemented to calibrate the offset error inherent in the relative time generation. The proposed DTC was fabricated using the TSMC 0.18μm 1P6M mixed-signal process. The resolution is designed to be in the order of 10ps, and the total output timing range is in the order of 10 ns. The core area is 0.7mm2.

AB - A 10-bit segmented digital-to-time converter (DTC) with offset calibration is proposed. The segmented architecture (2-bit binary code + 8-bit thermometer code) is adopted in the proposed DTC to reduce the impact of process variation on linearity. Moreover, the relative time generation is used for getting high resolution, and the offset calibration circuit is also implemented to calibrate the offset error inherent in the relative time generation. The proposed DTC was fabricated using the TSMC 0.18μm 1P6M mixed-signal process. The resolution is designed to be in the order of 10ps, and the total output timing range is in the order of 10 ns. The core area is 0.7mm2.

UR - http://www.scopus.com/inward/record.url?scp=84985916598&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=84985916598&partnerID=8YFLogxK

U2 - 10.1109/ISNE.2016.7543359

DO - 10.1109/ISNE.2016.7543359

M3 - Conference contribution

T3 - 2016 5th International Symposium on Next-Generation Electronics, ISNE 2016

BT - 2016 5th International Symposium on Next-Generation Electronics, ISNE 2016

PB - Institute of Electrical and Electronics Engineers Inc.

ER -

Chu KH, Chen TA, Wei C-L. A 10-bit segmented digital-to-time converter with 10-ps-level resolution and offset calibration circuits. In 2016 5th International Symposium on Next-Generation Electronics, ISNE 2016. Institute of Electrical and Electronics Engineers Inc. 2016. 7543359. (2016 5th International Symposium on Next-Generation Electronics, ISNE 2016). https://doi.org/10.1109/ISNE.2016.7543359