A 12-bit 4-kHz incremental ADC with loading-free extended counting technique

I. Jen Chao, Chia Chun Huang, Ying Cheng Wu, Bin-Da Liu, Chun Yueh Huang, Jai-Ming Lin

Research output: Contribution to conferencePaper

4 Citations (Scopus)

Abstract

In this design, a low-power incremental ADC employing the loading-free architecture for the extended counting technique is proposed. The proposed topology uses a multi-bit SAR ADC to complete the extended counting conversion, but the integrator of the preceding incremental ADC is not loaded by the DAC array of the SAR ADC, which means the opamp power can be reduced. This work adopts an incremental ADC to convert the first 5-bit MSB and a synchronous SAR ADC to convert the last 7-bit LSB, and thus totally 12-bit resolution can be obtained without calibration. The proposed topology is capable of achieving high resolution, and furthermore holds the power efficient advantage of SAR ADCs. The proposed ADC is implemented in a 0.18-μm 1P6M CMOS process. Under 4-kHz input signal bandwidth and 23.07-μW power consumption, the peak signal-to-noise and distortion ratio is 69.38 dB. The active core area including clock generator occupies of 0.33 mm2.

Original languageEnglish
Pages29-32
Number of pages4
DOIs
Publication statusPublished - 2013 May 27
Event2013 IEEE International Symposium on Next-Generation Electronics, ISNE 2013 - Kaohsiung, Taiwan
Duration: 2013 Feb 252013 Feb 26

Other

Other2013 IEEE International Symposium on Next-Generation Electronics, ISNE 2013
CountryTaiwan
CityKaohsiung
Period13-02-2513-02-26

Fingerprint

Topology
Operational amplifiers
Clocks
Electric power utilization
Calibration
Bandwidth

All Science Journal Classification (ASJC) codes

  • Electrical and Electronic Engineering

Cite this

Chao, I. J., Huang, C. C., Wu, Y. C., Liu, B-D., Huang, C. Y., & Lin, J-M. (2013). A 12-bit 4-kHz incremental ADC with loading-free extended counting technique. 29-32. Paper presented at 2013 IEEE International Symposium on Next-Generation Electronics, ISNE 2013, Kaohsiung, Taiwan. https://doi.org/10.1109/ISNE.2013.6512278
Chao, I. Jen ; Huang, Chia Chun ; Wu, Ying Cheng ; Liu, Bin-Da ; Huang, Chun Yueh ; Lin, Jai-Ming. / A 12-bit 4-kHz incremental ADC with loading-free extended counting technique. Paper presented at 2013 IEEE International Symposium on Next-Generation Electronics, ISNE 2013, Kaohsiung, Taiwan.4 p.
@conference{a32bd5a2b899480fb6db7b75f72dfbfe,
title = "A 12-bit 4-kHz incremental ADC with loading-free extended counting technique",
abstract = "In this design, a low-power incremental ADC employing the loading-free architecture for the extended counting technique is proposed. The proposed topology uses a multi-bit SAR ADC to complete the extended counting conversion, but the integrator of the preceding incremental ADC is not loaded by the DAC array of the SAR ADC, which means the opamp power can be reduced. This work adopts an incremental ADC to convert the first 5-bit MSB and a synchronous SAR ADC to convert the last 7-bit LSB, and thus totally 12-bit resolution can be obtained without calibration. The proposed topology is capable of achieving high resolution, and furthermore holds the power efficient advantage of SAR ADCs. The proposed ADC is implemented in a 0.18-μm 1P6M CMOS process. Under 4-kHz input signal bandwidth and 23.07-μW power consumption, the peak signal-to-noise and distortion ratio is 69.38 dB. The active core area including clock generator occupies of 0.33 mm2.",
author = "Chao, {I. Jen} and Huang, {Chia Chun} and Wu, {Ying Cheng} and Bin-Da Liu and Huang, {Chun Yueh} and Jai-Ming Lin",
year = "2013",
month = "5",
day = "27",
doi = "10.1109/ISNE.2013.6512278",
language = "English",
pages = "29--32",
note = "2013 IEEE International Symposium on Next-Generation Electronics, ISNE 2013 ; Conference date: 25-02-2013 Through 26-02-2013",

}

Chao, IJ, Huang, CC, Wu, YC, Liu, B-D, Huang, CY & Lin, J-M 2013, 'A 12-bit 4-kHz incremental ADC with loading-free extended counting technique' Paper presented at 2013 IEEE International Symposium on Next-Generation Electronics, ISNE 2013, Kaohsiung, Taiwan, 13-02-25 - 13-02-26, pp. 29-32. https://doi.org/10.1109/ISNE.2013.6512278

A 12-bit 4-kHz incremental ADC with loading-free extended counting technique. / Chao, I. Jen; Huang, Chia Chun; Wu, Ying Cheng; Liu, Bin-Da; Huang, Chun Yueh; Lin, Jai-Ming.

2013. 29-32 Paper presented at 2013 IEEE International Symposium on Next-Generation Electronics, ISNE 2013, Kaohsiung, Taiwan.

Research output: Contribution to conferencePaper

TY - CONF

T1 - A 12-bit 4-kHz incremental ADC with loading-free extended counting technique

AU - Chao, I. Jen

AU - Huang, Chia Chun

AU - Wu, Ying Cheng

AU - Liu, Bin-Da

AU - Huang, Chun Yueh

AU - Lin, Jai-Ming

PY - 2013/5/27

Y1 - 2013/5/27

N2 - In this design, a low-power incremental ADC employing the loading-free architecture for the extended counting technique is proposed. The proposed topology uses a multi-bit SAR ADC to complete the extended counting conversion, but the integrator of the preceding incremental ADC is not loaded by the DAC array of the SAR ADC, which means the opamp power can be reduced. This work adopts an incremental ADC to convert the first 5-bit MSB and a synchronous SAR ADC to convert the last 7-bit LSB, and thus totally 12-bit resolution can be obtained without calibration. The proposed topology is capable of achieving high resolution, and furthermore holds the power efficient advantage of SAR ADCs. The proposed ADC is implemented in a 0.18-μm 1P6M CMOS process. Under 4-kHz input signal bandwidth and 23.07-μW power consumption, the peak signal-to-noise and distortion ratio is 69.38 dB. The active core area including clock generator occupies of 0.33 mm2.

AB - In this design, a low-power incremental ADC employing the loading-free architecture for the extended counting technique is proposed. The proposed topology uses a multi-bit SAR ADC to complete the extended counting conversion, but the integrator of the preceding incremental ADC is not loaded by the DAC array of the SAR ADC, which means the opamp power can be reduced. This work adopts an incremental ADC to convert the first 5-bit MSB and a synchronous SAR ADC to convert the last 7-bit LSB, and thus totally 12-bit resolution can be obtained without calibration. The proposed topology is capable of achieving high resolution, and furthermore holds the power efficient advantage of SAR ADCs. The proposed ADC is implemented in a 0.18-μm 1P6M CMOS process. Under 4-kHz input signal bandwidth and 23.07-μW power consumption, the peak signal-to-noise and distortion ratio is 69.38 dB. The active core area including clock generator occupies of 0.33 mm2.

UR - http://www.scopus.com/inward/record.url?scp=84877968942&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=84877968942&partnerID=8YFLogxK

U2 - 10.1109/ISNE.2013.6512278

DO - 10.1109/ISNE.2013.6512278

M3 - Paper

AN - SCOPUS:84877968942

SP - 29

EP - 32

ER -

Chao IJ, Huang CC, Wu YC, Liu B-D, Huang CY, Lin J-M. A 12-bit 4-kHz incremental ADC with loading-free extended counting technique. 2013. Paper presented at 2013 IEEE International Symposium on Next-Generation Electronics, ISNE 2013, Kaohsiung, Taiwan. https://doi.org/10.1109/ISNE.2013.6512278