A 16 Gb/s adaptive bandwidth on-chip bus based on hybrid current/voltage mode signaling

Rizwan Bashirullah, Wentai Liu, Ralph Cavin, Dale Edwards

Research output: Contribution to journalArticlepeer-review

13 Citations (Scopus)

Abstract

This paper describes an adaptive bandwidth bus (ABB) architecture based on hybrid current/voltage mode repeaters for long global RC interconnect static busses that achieves high-data rates while minimizing the static power dissipation associated with current-mode signaling. Attaining a maximum aggregate bandwidth of 16 Gb/s (i.e., 1 Gb/s per line) across lossy on-chip interconnects spanning 1.75 cm in length, the bus core fabricated in 0.35 μm CMOS technology dissipates approximately 93 mW with a supply of 2.5 V and signal activity of 0.5, equivalent to 5.71 pJ/bit. Experimental results using a 16-bit reference bus design that can be externally programmed to operate in voltage, current or adaptive modes indicate a 50% reduction in power dissipation over current-mode (CM) sensing, and an improvement in interconnection delay and signaling bandwidth of 35%-70% and 66 % over voltage-mode (VM) sensing, respectively.

Original languageEnglish
Pages (from-to)461-473
Number of pages13
JournalIEEE Journal of Solid-State Circuits
Volume41
Issue number2
DOIs
Publication statusPublished - 2006 Feb

All Science Journal Classification (ASJC) codes

  • Electrical and Electronic Engineering

Fingerprint

Dive into the research topics of 'A 16 Gb/s adaptive bandwidth on-chip bus based on hybrid current/voltage mode signaling'. Together they form a unique fingerprint.

Cite this