A 160 nW 25 kS/s 9-bit SAR ADC for neural signal recording applications

Anh Tuan Do, Chun Kit Lam, Yung Sern Tan, Kiat Seng Yeo, Jia Hao Cheong, Xiaodan Zou, Lei Yao, Kuang-Wei Cheng, Minkyu Je

Research output: Chapter in Book/Report/Conference proceedingConference contribution

7 Citations (Scopus)

Abstract

This paper presents a 9-bit 25 kS/s SAR ADC in 0.18 μm CMOS technology for neural signal recording applications. The ADC is powered by a single supply voltage of 1V to comply with other digital processing units on the same chip. The proposed ADC has one common-mode DC input of 0.5V thus offering a full-range sampling with only one pair of PMOS input transistors in the latched comparator. A versatile digital interface block is implemented to translate external control signals to internally useful Sample-and-Hold (S/H) commands, allowing a flexible S/H duration to match with the driving strength of the input buffer. To realize an ultra low-power performance, all digital blocks and the comparator are carefully optimized. At the same time, split-cap architecture with an attenuation cap is used to minimize area and to further reduce the power consumption. Our simulation shows that the proposed SAR archives 8.5 ENOB while consuming only 160 nW.

Original languageEnglish
Title of host publication2012 IEEE 10th International New Circuits and Systems Conference, NEWCAS 2012
Pages525-528
Number of pages4
DOIs
Publication statusPublished - 2012
Event2012 IEEE 10th International New Circuits and Systems Conference, NEWCAS 2012 - Montreal, QC, Canada
Duration: 2012 Jun 172012 Jun 20

Other

Other2012 IEEE 10th International New Circuits and Systems Conference, NEWCAS 2012
CountryCanada
CityMontreal, QC
Period12-06-1712-06-20

Fingerprint

Digital signal processing
Transistors
Electric power utilization
Sampling
Electric potential

All Science Journal Classification (ASJC) codes

  • Computer Networks and Communications
  • Control and Systems Engineering

Cite this

Do, A. T., Lam, C. K., Tan, Y. S., Yeo, K. S., Cheong, J. H., Zou, X., ... Je, M. (2012). A 160 nW 25 kS/s 9-bit SAR ADC for neural signal recording applications. In 2012 IEEE 10th International New Circuits and Systems Conference, NEWCAS 2012 (pp. 525-528). [6329072] https://doi.org/10.1109/NEWCAS.2012.6329072
Do, Anh Tuan ; Lam, Chun Kit ; Tan, Yung Sern ; Yeo, Kiat Seng ; Cheong, Jia Hao ; Zou, Xiaodan ; Yao, Lei ; Cheng, Kuang-Wei ; Je, Minkyu. / A 160 nW 25 kS/s 9-bit SAR ADC for neural signal recording applications. 2012 IEEE 10th International New Circuits and Systems Conference, NEWCAS 2012. 2012. pp. 525-528
@inproceedings{c7ac7ea6bb01442f9d927d4bc3f5810c,
title = "A 160 nW 25 kS/s 9-bit SAR ADC for neural signal recording applications",
abstract = "This paper presents a 9-bit 25 kS/s SAR ADC in 0.18 μm CMOS technology for neural signal recording applications. The ADC is powered by a single supply voltage of 1V to comply with other digital processing units on the same chip. The proposed ADC has one common-mode DC input of 0.5V thus offering a full-range sampling with only one pair of PMOS input transistors in the latched comparator. A versatile digital interface block is implemented to translate external control signals to internally useful Sample-and-Hold (S/H) commands, allowing a flexible S/H duration to match with the driving strength of the input buffer. To realize an ultra low-power performance, all digital blocks and the comparator are carefully optimized. At the same time, split-cap architecture with an attenuation cap is used to minimize area and to further reduce the power consumption. Our simulation shows that the proposed SAR archives 8.5 ENOB while consuming only 160 nW.",
author = "Do, {Anh Tuan} and Lam, {Chun Kit} and Tan, {Yung Sern} and Yeo, {Kiat Seng} and Cheong, {Jia Hao} and Xiaodan Zou and Lei Yao and Kuang-Wei Cheng and Minkyu Je",
year = "2012",
doi = "10.1109/NEWCAS.2012.6329072",
language = "English",
isbn = "9781467308595",
pages = "525--528",
booktitle = "2012 IEEE 10th International New Circuits and Systems Conference, NEWCAS 2012",

}

Do, AT, Lam, CK, Tan, YS, Yeo, KS, Cheong, JH, Zou, X, Yao, L, Cheng, K-W & Je, M 2012, A 160 nW 25 kS/s 9-bit SAR ADC for neural signal recording applications. in 2012 IEEE 10th International New Circuits and Systems Conference, NEWCAS 2012., 6329072, pp. 525-528, 2012 IEEE 10th International New Circuits and Systems Conference, NEWCAS 2012, Montreal, QC, Canada, 12-06-17. https://doi.org/10.1109/NEWCAS.2012.6329072

A 160 nW 25 kS/s 9-bit SAR ADC for neural signal recording applications. / Do, Anh Tuan; Lam, Chun Kit; Tan, Yung Sern; Yeo, Kiat Seng; Cheong, Jia Hao; Zou, Xiaodan; Yao, Lei; Cheng, Kuang-Wei; Je, Minkyu.

2012 IEEE 10th International New Circuits and Systems Conference, NEWCAS 2012. 2012. p. 525-528 6329072.

Research output: Chapter in Book/Report/Conference proceedingConference contribution

TY - GEN

T1 - A 160 nW 25 kS/s 9-bit SAR ADC for neural signal recording applications

AU - Do, Anh Tuan

AU - Lam, Chun Kit

AU - Tan, Yung Sern

AU - Yeo, Kiat Seng

AU - Cheong, Jia Hao

AU - Zou, Xiaodan

AU - Yao, Lei

AU - Cheng, Kuang-Wei

AU - Je, Minkyu

PY - 2012

Y1 - 2012

N2 - This paper presents a 9-bit 25 kS/s SAR ADC in 0.18 μm CMOS technology for neural signal recording applications. The ADC is powered by a single supply voltage of 1V to comply with other digital processing units on the same chip. The proposed ADC has one common-mode DC input of 0.5V thus offering a full-range sampling with only one pair of PMOS input transistors in the latched comparator. A versatile digital interface block is implemented to translate external control signals to internally useful Sample-and-Hold (S/H) commands, allowing a flexible S/H duration to match with the driving strength of the input buffer. To realize an ultra low-power performance, all digital blocks and the comparator are carefully optimized. At the same time, split-cap architecture with an attenuation cap is used to minimize area and to further reduce the power consumption. Our simulation shows that the proposed SAR archives 8.5 ENOB while consuming only 160 nW.

AB - This paper presents a 9-bit 25 kS/s SAR ADC in 0.18 μm CMOS technology for neural signal recording applications. The ADC is powered by a single supply voltage of 1V to comply with other digital processing units on the same chip. The proposed ADC has one common-mode DC input of 0.5V thus offering a full-range sampling with only one pair of PMOS input transistors in the latched comparator. A versatile digital interface block is implemented to translate external control signals to internally useful Sample-and-Hold (S/H) commands, allowing a flexible S/H duration to match with the driving strength of the input buffer. To realize an ultra low-power performance, all digital blocks and the comparator are carefully optimized. At the same time, split-cap architecture with an attenuation cap is used to minimize area and to further reduce the power consumption. Our simulation shows that the proposed SAR archives 8.5 ENOB while consuming only 160 nW.

UR - http://www.scopus.com/inward/record.url?scp=84868272462&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=84868272462&partnerID=8YFLogxK

U2 - 10.1109/NEWCAS.2012.6329072

DO - 10.1109/NEWCAS.2012.6329072

M3 - Conference contribution

SN - 9781467308595

SP - 525

EP - 528

BT - 2012 IEEE 10th International New Circuits and Systems Conference, NEWCAS 2012

ER -

Do AT, Lam CK, Tan YS, Yeo KS, Cheong JH, Zou X et al. A 160 nW 25 kS/s 9-bit SAR ADC for neural signal recording applications. In 2012 IEEE 10th International New Circuits and Systems Conference, NEWCAS 2012. 2012. p. 525-528. 6329072 https://doi.org/10.1109/NEWCAS.2012.6329072