A 2-GS/s 8b flash-SAR time-interleaved ADC with background offset calibration

Yi Shen Cheng, Huan Jui Hu, Soon-Jyh Chang

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Abstract

This paper presents a 4x-interleaved 8b 2-GS/s Flash-SAR ADC in 40-nm CMOS. Instead of adding complicated circuits to calibrate offset in the background, we proposed a “top-plate swapping” technique, which only requires a low complexity circuit, to deal with offset mismatches among the channels. With the aid of the Flash ADC, a single channel can achieve 500MS/s. Proper redundancy is manipulated to deal with gain mismatches and comparator offsets among the Flash ADC and the SAR sub-ADCs. A global master clock is adopted to mitigate the impact of timing-skew. The proposed calibration enhances SNDR from 37.34-dB to 47.81-dB. Moreover, this design consumes 17.84mW under a 0.9V supply with a FoM of 44.41fJ/conv-step in post-layout simulation.

Original languageEnglish
Title of host publication2019 IEEE International Symposium on Circuits and Systems, ISCAS 2019 - Proceedings
PublisherInstitute of Electrical and Electronics Engineers Inc.
ISBN (Electronic)9781728103976
DOIs
Publication statusPublished - 2019 Jan 1
Event2019 IEEE International Symposium on Circuits and Systems, ISCAS 2019 - Sapporo, Japan
Duration: 2019 May 262019 May 29

Publication series

NameProceedings - IEEE International Symposium on Circuits and Systems
Volume2019-May
ISSN (Print)0271-4310

Conference

Conference2019 IEEE International Symposium on Circuits and Systems, ISCAS 2019
CountryJapan
CitySapporo
Period19-05-2619-05-29

Fingerprint

Calibration
Networks (circuits)
Redundancy
Clocks

All Science Journal Classification (ASJC) codes

  • Electrical and Electronic Engineering

Cite this

Cheng, Y. S., Hu, H. J., & Chang, S-J. (2019). A 2-GS/s 8b flash-SAR time-interleaved ADC with background offset calibration. In 2019 IEEE International Symposium on Circuits and Systems, ISCAS 2019 - Proceedings [8702543] (Proceedings - IEEE International Symposium on Circuits and Systems; Vol. 2019-May). Institute of Electrical and Electronics Engineers Inc.. https://doi.org/10.1109/ISCAS.2019.8702543
Cheng, Yi Shen ; Hu, Huan Jui ; Chang, Soon-Jyh. / A 2-GS/s 8b flash-SAR time-interleaved ADC with background offset calibration. 2019 IEEE International Symposium on Circuits and Systems, ISCAS 2019 - Proceedings. Institute of Electrical and Electronics Engineers Inc., 2019. (Proceedings - IEEE International Symposium on Circuits and Systems).
@inproceedings{a4890ebda7e34f3092c74929cc988109,
title = "A 2-GS/s 8b flash-SAR time-interleaved ADC with background offset calibration",
abstract = "This paper presents a 4x-interleaved 8b 2-GS/s Flash-SAR ADC in 40-nm CMOS. Instead of adding complicated circuits to calibrate offset in the background, we proposed a “top-plate swapping” technique, which only requires a low complexity circuit, to deal with offset mismatches among the channels. With the aid of the Flash ADC, a single channel can achieve 500MS/s. Proper redundancy is manipulated to deal with gain mismatches and comparator offsets among the Flash ADC and the SAR sub-ADCs. A global master clock is adopted to mitigate the impact of timing-skew. The proposed calibration enhances SNDR from 37.34-dB to 47.81-dB. Moreover, this design consumes 17.84mW under a 0.9V supply with a FoM of 44.41fJ/conv-step in post-layout simulation.",
author = "Cheng, {Yi Shen} and Hu, {Huan Jui} and Soon-Jyh Chang",
year = "2019",
month = "1",
day = "1",
doi = "10.1109/ISCAS.2019.8702543",
language = "English",
series = "Proceedings - IEEE International Symposium on Circuits and Systems",
publisher = "Institute of Electrical and Electronics Engineers Inc.",
booktitle = "2019 IEEE International Symposium on Circuits and Systems, ISCAS 2019 - Proceedings",
address = "United States",

}

Cheng, YS, Hu, HJ & Chang, S-J 2019, A 2-GS/s 8b flash-SAR time-interleaved ADC with background offset calibration. in 2019 IEEE International Symposium on Circuits and Systems, ISCAS 2019 - Proceedings., 8702543, Proceedings - IEEE International Symposium on Circuits and Systems, vol. 2019-May, Institute of Electrical and Electronics Engineers Inc., 2019 IEEE International Symposium on Circuits and Systems, ISCAS 2019, Sapporo, Japan, 19-05-26. https://doi.org/10.1109/ISCAS.2019.8702543

A 2-GS/s 8b flash-SAR time-interleaved ADC with background offset calibration. / Cheng, Yi Shen; Hu, Huan Jui; Chang, Soon-Jyh.

2019 IEEE International Symposium on Circuits and Systems, ISCAS 2019 - Proceedings. Institute of Electrical and Electronics Engineers Inc., 2019. 8702543 (Proceedings - IEEE International Symposium on Circuits and Systems; Vol. 2019-May).

Research output: Chapter in Book/Report/Conference proceedingConference contribution

TY - GEN

T1 - A 2-GS/s 8b flash-SAR time-interleaved ADC with background offset calibration

AU - Cheng, Yi Shen

AU - Hu, Huan Jui

AU - Chang, Soon-Jyh

PY - 2019/1/1

Y1 - 2019/1/1

N2 - This paper presents a 4x-interleaved 8b 2-GS/s Flash-SAR ADC in 40-nm CMOS. Instead of adding complicated circuits to calibrate offset in the background, we proposed a “top-plate swapping” technique, which only requires a low complexity circuit, to deal with offset mismatches among the channels. With the aid of the Flash ADC, a single channel can achieve 500MS/s. Proper redundancy is manipulated to deal with gain mismatches and comparator offsets among the Flash ADC and the SAR sub-ADCs. A global master clock is adopted to mitigate the impact of timing-skew. The proposed calibration enhances SNDR from 37.34-dB to 47.81-dB. Moreover, this design consumes 17.84mW under a 0.9V supply with a FoM of 44.41fJ/conv-step in post-layout simulation.

AB - This paper presents a 4x-interleaved 8b 2-GS/s Flash-SAR ADC in 40-nm CMOS. Instead of adding complicated circuits to calibrate offset in the background, we proposed a “top-plate swapping” technique, which only requires a low complexity circuit, to deal with offset mismatches among the channels. With the aid of the Flash ADC, a single channel can achieve 500MS/s. Proper redundancy is manipulated to deal with gain mismatches and comparator offsets among the Flash ADC and the SAR sub-ADCs. A global master clock is adopted to mitigate the impact of timing-skew. The proposed calibration enhances SNDR from 37.34-dB to 47.81-dB. Moreover, this design consumes 17.84mW under a 0.9V supply with a FoM of 44.41fJ/conv-step in post-layout simulation.

UR - http://www.scopus.com/inward/record.url?scp=85066810629&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=85066810629&partnerID=8YFLogxK

U2 - 10.1109/ISCAS.2019.8702543

DO - 10.1109/ISCAS.2019.8702543

M3 - Conference contribution

T3 - Proceedings - IEEE International Symposium on Circuits and Systems

BT - 2019 IEEE International Symposium on Circuits and Systems, ISCAS 2019 - Proceedings

PB - Institute of Electrical and Electronics Engineers Inc.

ER -

Cheng YS, Hu HJ, Chang S-J. A 2-GS/s 8b flash-SAR time-interleaved ADC with background offset calibration. In 2019 IEEE International Symposium on Circuits and Systems, ISCAS 2019 - Proceedings. Institute of Electrical and Electronics Engineers Inc. 2019. 8702543. (Proceedings - IEEE International Symposium on Circuits and Systems). https://doi.org/10.1109/ISCAS.2019.8702543