A 3-input XOR/XNOR for low-voltage low-power applications

Chien Cheng Yu, Wei Ping Wang, Bin Da Liu

Research output: Contribution to conferencePaper

4 Citations (Scopus)

Abstract

In this paper, we propose a 3-input XOR/XNOR circuit for low-voltage low-power applications. Several existing 3-input XOR/XNOR circuits and this proposed circuit have been fully simulated using HSPICE with a 0.35 μm CMOS technology from 3.3 V down to 2V supply voltage. The simulation results show that the proposed circuit has the benefits of better driving capability and lower power consumption as well as the least power-delay product than those of the existing circuits. Additionally, this circuit has a full voltage-swing in all internal nodes under 2 V supply voltage or less. Thus, the proposed circuit is suitable for low-voltage, low-power applications.

Original languageEnglish
Pages505-508
Number of pages4
Publication statusPublished - 2000 Dec 1
Event2000 IEEE Asia-Pacific Conference on Circuits and Systems: Electronic Communication Systems - Tianjin, China
Duration: 2000 Dec 42000 Dec 6

Other

Other2000 IEEE Asia-Pacific Conference on Circuits and Systems: Electronic Communication Systems
CountryChina
CityTianjin
Period00-12-0400-12-06

Fingerprint

Networks (circuits)
Electric potential
Electric power utilization

All Science Journal Classification (ASJC) codes

  • Electrical and Electronic Engineering

Cite this

Yu, C. C., Wang, W. P., & Liu, B. D. (2000). A 3-input XOR/XNOR for low-voltage low-power applications. 505-508. Paper presented at 2000 IEEE Asia-Pacific Conference on Circuits and Systems: Electronic Communication Systems, Tianjin, China.
Yu, Chien Cheng ; Wang, Wei Ping ; Liu, Bin Da. / A 3-input XOR/XNOR for low-voltage low-power applications. Paper presented at 2000 IEEE Asia-Pacific Conference on Circuits and Systems: Electronic Communication Systems, Tianjin, China.4 p.
@conference{4b2acf624f06469a88a449313b87ec6d,
title = "A 3-input XOR/XNOR for low-voltage low-power applications",
abstract = "In this paper, we propose a 3-input XOR/XNOR circuit for low-voltage low-power applications. Several existing 3-input XOR/XNOR circuits and this proposed circuit have been fully simulated using HSPICE with a 0.35 μm CMOS technology from 3.3 V down to 2V supply voltage. The simulation results show that the proposed circuit has the benefits of better driving capability and lower power consumption as well as the least power-delay product than those of the existing circuits. Additionally, this circuit has a full voltage-swing in all internal nodes under 2 V supply voltage or less. Thus, the proposed circuit is suitable for low-voltage, low-power applications.",
author = "Yu, {Chien Cheng} and Wang, {Wei Ping} and Liu, {Bin Da}",
year = "2000",
month = "12",
day = "1",
language = "English",
pages = "505--508",
note = "2000 IEEE Asia-Pacific Conference on Circuits and Systems: Electronic Communication Systems ; Conference date: 04-12-2000 Through 06-12-2000",

}

Yu, CC, Wang, WP & Liu, BD 2000, 'A 3-input XOR/XNOR for low-voltage low-power applications', Paper presented at 2000 IEEE Asia-Pacific Conference on Circuits and Systems: Electronic Communication Systems, Tianjin, China, 00-12-04 - 00-12-06 pp. 505-508.

A 3-input XOR/XNOR for low-voltage low-power applications. / Yu, Chien Cheng; Wang, Wei Ping; Liu, Bin Da.

2000. 505-508 Paper presented at 2000 IEEE Asia-Pacific Conference on Circuits and Systems: Electronic Communication Systems, Tianjin, China.

Research output: Contribution to conferencePaper

TY - CONF

T1 - A 3-input XOR/XNOR for low-voltage low-power applications

AU - Yu, Chien Cheng

AU - Wang, Wei Ping

AU - Liu, Bin Da

PY - 2000/12/1

Y1 - 2000/12/1

N2 - In this paper, we propose a 3-input XOR/XNOR circuit for low-voltage low-power applications. Several existing 3-input XOR/XNOR circuits and this proposed circuit have been fully simulated using HSPICE with a 0.35 μm CMOS technology from 3.3 V down to 2V supply voltage. The simulation results show that the proposed circuit has the benefits of better driving capability and lower power consumption as well as the least power-delay product than those of the existing circuits. Additionally, this circuit has a full voltage-swing in all internal nodes under 2 V supply voltage or less. Thus, the proposed circuit is suitable for low-voltage, low-power applications.

AB - In this paper, we propose a 3-input XOR/XNOR circuit for low-voltage low-power applications. Several existing 3-input XOR/XNOR circuits and this proposed circuit have been fully simulated using HSPICE with a 0.35 μm CMOS technology from 3.3 V down to 2V supply voltage. The simulation results show that the proposed circuit has the benefits of better driving capability and lower power consumption as well as the least power-delay product than those of the existing circuits. Additionally, this circuit has a full voltage-swing in all internal nodes under 2 V supply voltage or less. Thus, the proposed circuit is suitable for low-voltage, low-power applications.

UR - http://www.scopus.com/inward/record.url?scp=2342513417&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=2342513417&partnerID=8YFLogxK

M3 - Paper

AN - SCOPUS:2342513417

SP - 505

EP - 508

ER -

Yu CC, Wang WP, Liu BD. A 3-input XOR/XNOR for low-voltage low-power applications. 2000. Paper presented at 2000 IEEE Asia-Pacific Conference on Circuits and Systems: Electronic Communication Systems, Tianjin, China.