A 3-to-7GHz wideband LNA with IIP3 of -2dBm and 0.5dB in-band gain ripple

Hugo Cruz; Shuenn-Yuh Lee; Ching Hsing Luo

doi:10.1109/IEEE-IWS.2015.7164627

A 3-to-7GHz wideband LNA with IIP3 of -2dBm and 0.5dB in-band gain ripple

Hugo Cruz, Shuenn-Yuh Lee, Ching Hsing Luo

Department of Electrical Engineering

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution

4 Citations (Scopus)

Abstract

This paper presents a wide band LNA for the IEEE 802.11 WLAN. The LNA uses two feedback paths to enhance linearity and in-band gain ripple. The -3 dB bandwidth is 4 GHz with center frequency of 4.7 GHz. The current reuse technique is utilized to reduce the power consumption and the noise figure (NF). Post-Layout simulation results demonstrate that the achievable input third-order intercept point (IIP3) is -2 dBm, and the NF equals 3.07 dB. Using a 0.18 μm CMOS process, the power consumption is 8.8 mW under a supply voltage of 1.8 V. The total area including pads is 1.48 mm×1.51 mm.

Original language	English
Title of host publication	2015 IEEE International Wireless Symposium, IWS 2015
Publisher	Institute of Electrical and Electronics Engineers Inc.
ISBN (Electronic)	9781479919284
DOIs	https://doi.org/10.1109/IEEE-IWS.2015.7164627
Publication status	Published - 2015 Jul 22
Event	IEEE International Wireless Symposium, IWS 2015 - Shenzhen, China Duration: 2015 Mar 30 → 2015 Apr 1

Other

Other	IEEE International Wireless Symposium, IWS 2015
Country	China
City	Shenzhen
Period	15-03-30 → 15-04-01

All Science Journal Classification (ASJC) codes

Computer Networks and Communications
Electrical and Electronic Engineering

Access to Document

10.1109/IEEE-IWS.2015.7164627

Fingerprint Dive into the research topics of 'A 3-to-7GHz wideband LNA with IIP3 of -2dBm and 0.5dB in-band gain ripple'. Together they form a unique fingerprint.

Cite this

@inproceedings{03c1ec1339b1466cbf6ceefabc9c00d0,

title = "A 3-to-7GHz wideband LNA with IIP3 of -2dBm and 0.5dB in-band gain ripple",

abstract = "This paper presents a wide band LNA for the IEEE 802.11 WLAN. The LNA uses two feedback paths to enhance linearity and in-band gain ripple. The -3 dB bandwidth is 4 GHz with center frequency of 4.7 GHz. The current reuse technique is utilized to reduce the power consumption and the noise figure (NF). Post-Layout simulation results demonstrate that the achievable input third-order intercept point (IIP3) is -2 dBm, and the NF equals 3.07 dB. Using a 0.18 μm CMOS process, the power consumption is 8.8 mW under a supply voltage of 1.8 V. The total area including pads is 1.48 mm×1.51 mm.",

author = "Hugo Cruz and Shuenn-Yuh Lee and Luo, {Ching Hsing}",

year = "2015",

month = jul,

day = "22",

doi = "10.1109/IEEE-IWS.2015.7164627",

language = "English",

booktitle = "2015 IEEE International Wireless Symposium, IWS 2015",

publisher = "Institute of Electrical and Electronics Engineers Inc.",

address = "United States",

note = "IEEE International Wireless Symposium, IWS 2015 ; Conference date: 30-03-2015 Through 01-04-2015",

}

TY - GEN

T1 - A 3-to-7GHz wideband LNA with IIP3 of -2dBm and 0.5dB in-band gain ripple

AU - Cruz, Hugo

AU - Lee, Shuenn-Yuh

AU - Luo, Ching Hsing

PY - 2015/7/22

Y1 - 2015/7/22

N2 - This paper presents a wide band LNA for the IEEE 802.11 WLAN. The LNA uses two feedback paths to enhance linearity and in-band gain ripple. The -3 dB bandwidth is 4 GHz with center frequency of 4.7 GHz. The current reuse technique is utilized to reduce the power consumption and the noise figure (NF). Post-Layout simulation results demonstrate that the achievable input third-order intercept point (IIP3) is -2 dBm, and the NF equals 3.07 dB. Using a 0.18 μm CMOS process, the power consumption is 8.8 mW under a supply voltage of 1.8 V. The total area including pads is 1.48 mm×1.51 mm.

AB - This paper presents a wide band LNA for the IEEE 802.11 WLAN. The LNA uses two feedback paths to enhance linearity and in-band gain ripple. The -3 dB bandwidth is 4 GHz with center frequency of 4.7 GHz. The current reuse technique is utilized to reduce the power consumption and the noise figure (NF). Post-Layout simulation results demonstrate that the achievable input third-order intercept point (IIP3) is -2 dBm, and the NF equals 3.07 dB. Using a 0.18 μm CMOS process, the power consumption is 8.8 mW under a supply voltage of 1.8 V. The total area including pads is 1.48 mm×1.51 mm.

UR - http://www.scopus.com/inward/record.url?scp=84944929453&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=84944929453&partnerID=8YFLogxK

U2 - 10.1109/IEEE-IWS.2015.7164627

DO - 10.1109/IEEE-IWS.2015.7164627

M3 - Conference contribution

AN - SCOPUS:84944929453

BT - 2015 IEEE International Wireless Symposium, IWS 2015

PB - Institute of Electrical and Electronics Engineers Inc.

T2 - IEEE International Wireless Symposium, IWS 2015

Y2 - 30 March 2015 through 1 April 2015

ER -