A 40/30 MS/s Dual-Mode Pipelined ADC with Error Averaging Techniques in 90nm CMOS Achieving 71.2/74.5 dB SNDR over the Entire Nyquist Bandwidth

Tsung-chih Hung, Tai-haur Kuo

Research output: Contribution to conferencePaperpeer-review

Original languageEnglish
Pages1-4
DOIs
Publication statusPublished - 2019 Apr
Event2019 IEEE Custom Integrated Circuits Conference (CICC) - Austin, TX, USA
Duration: 2019 Apr 142019 Apr 17

Conference

Conference2019 IEEE Custom Integrated Circuits Conference (CICC)
Period19-04-1419-04-17

Cite this