A 5 Gb/s 1/4-rate clock and data recovery circuit using dynamic stepwise bang-bang phase detector

Yen Long Lee, Soon-Jyh Chang, Rong Sing Chu, Ying Zu Lin, Yen Chi Chen, Goh Jih Ren, Chung-Ming Huang

Research output: Contribution to conferencePaperpeer-review

8 Citations (Scopus)

Abstract

This paper presents a 5-Gb/s 1/4-rate clock and data recovery (CDR) circuit. The proposed dynamic stepwise bang-bang phase detector comprises the advantage of linear and bang-bang phase detectors. The CDR adjusts the charge pump currents and the interpolation weight of phase interpolators according to the phase error between input data and feedback clock. This CDR circuit was fabricated in TSMC 1P9M 90-nm CMOS technology. It consumes 16.8 mW from a 1.2-V supply and occupies an active area of 0.3 mm2. The measured peak-to-peak jitter and rms jitter of the recovered clock are 42.37 ps and 7.06 ps for a 5-Gb/s 27-1 PRBS, respectively. Moreover, the measured peak-to-peak jitter and rms jitter of the recovered data are 53.33 ps and 8.89 ps for a 5-Gb/s 27-1 PRBS, respectively.

Original languageEnglish
Pages141-144
Number of pages4
DOIs
Publication statusPublished - 2012 Dec 1
Event2012 IEEE Asian Solid-State Circuits Conference, A-SSCC 2012 - Kobe, Japan
Duration: 2012 Nov 122012 Nov 14

Other

Other2012 IEEE Asian Solid-State Circuits Conference, A-SSCC 2012
CountryJapan
CityKobe
Period12-11-1212-11-14

All Science Journal Classification (ASJC) codes

  • Hardware and Architecture
  • Electrical and Electronic Engineering

Fingerprint Dive into the research topics of 'A 5 Gb/s 1/4-rate clock and data recovery circuit using dynamic stepwise bang-bang phase detector'. Together they form a unique fingerprint.

Cite this