A 5.7-GHz low-power and high-gain 0.18-μm CMOS double-balanced mixer for WLAN

C. H. Liao; Y. K. Chu; D. R. Huang; Huey-Ru Chuang

A 5.7-GHz low-power and high-gain 0.18-μm CMOS double-balanced mixer for WLAN

C. H. Liao, Y. K. Chu, D. R. Huang, Huey-Ru Chuang

Institute of Computer and Communication Engineering

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution

2 Citations (Scopus)

Abstract

This paper presnts a low-power and high-gain 5.7 GHz CMOS double-balanced mixer for an IEEE 802.11a WLAN application. The RF input frequency of the mixer is 5.725-25GHz, LO is 5.265-5.325GHz, IF is at 480MHz. The mixwer is fabricated with the 0.18 μm 1P6M standard CMOS process. The die size is 0.627 × 0.649 mm². The measurements are performed using an FR-4 PCB test fixture. The fabricated mixer exhibits a conversion gain of 11dB, noise figure of 12.8dB, and input P_1dB -16.4dBm. The DC consumption current is 2.0 mA /1.0 mA for the core/buffer amplifier at V_DD = 1.8 V.

Original language	English
Title of host publication	Wireless Technology 2005, Conference Proceedings - 8th European Conference on Wireless Technology
Pages	285-288
Number of pages	4
Volume	2005
Publication status	Published - 2005
Event	8th European Conference on Wireless Technology - Paris, France Duration: 2005 Oct 3 → 2005 Oct 4

Other

Other	8th European Conference on Wireless Technology
Country	France
City	Paris
Period	05-10-03 → 05-10-04

All Science Journal Classification (ASJC) codes

Engineering(all)

Access to Document

Fingerprint Dive into the research topics of 'A 5.7-GHz low-power and high-gain 0.18-μm CMOS double-balanced mixer for WLAN'. Together they form a unique fingerprint.

Cite this

@inproceedings{90bb602e08984c6f9cec0b93f5e779b5,

title = "A 5.7-GHz low-power and high-gain 0.18-μm CMOS double-balanced mixer for WLAN",

abstract = "This paper presnts a low-power and high-gain 5.7 GHz CMOS double-balanced mixer for an IEEE 802.11a WLAN application. The RF input frequency of the mixer is 5.725-25GHz, LO is 5.265-5.325GHz, IF is at 480MHz. The mixwer is fabricated with the 0.18 μm 1P6M standard CMOS process. The die size is 0.627 × 0.649 mm2. The measurements are performed using an FR-4 PCB test fixture. The fabricated mixer exhibits a conversion gain of 11dB, noise figure of 12.8dB, and input P1dB -16.4dBm. The DC consumption current is 2.0 mA /1.0 mA for the core/buffer amplifier at VDD = 1.8 V.",

author = "Liao, {C. H.} and Chu, {Y. K.} and Huang, {D. R.} and Huey-Ru Chuang",

year = "2005",

language = "English",

isbn = "296005511X",

volume = "2005",

pages = "285--288",

booktitle = "Wireless Technology 2005, Conference Proceedings - 8th European Conference on Wireless Technology",

note = "8th European Conference on Wireless Technology ; Conference date: 03-10-2005 Through 04-10-2005",

}

TY - GEN

T1 - A 5.7-GHz low-power and high-gain 0.18-μm CMOS double-balanced mixer for WLAN

AU - Liao, C. H.

AU - Chu, Y. K.

AU - Huang, D. R.

AU - Chuang, Huey-Ru

PY - 2005

Y1 - 2005

N2 - This paper presnts a low-power and high-gain 5.7 GHz CMOS double-balanced mixer for an IEEE 802.11a WLAN application. The RF input frequency of the mixer is 5.725-25GHz, LO is 5.265-5.325GHz, IF is at 480MHz. The mixwer is fabricated with the 0.18 μm 1P6M standard CMOS process. The die size is 0.627 × 0.649 mm2. The measurements are performed using an FR-4 PCB test fixture. The fabricated mixer exhibits a conversion gain of 11dB, noise figure of 12.8dB, and input P1dB -16.4dBm. The DC consumption current is 2.0 mA /1.0 mA for the core/buffer amplifier at VDD = 1.8 V.

AB - This paper presnts a low-power and high-gain 5.7 GHz CMOS double-balanced mixer for an IEEE 802.11a WLAN application. The RF input frequency of the mixer is 5.725-25GHz, LO is 5.265-5.325GHz, IF is at 480MHz. The mixwer is fabricated with the 0.18 μm 1P6M standard CMOS process. The die size is 0.627 × 0.649 mm2. The measurements are performed using an FR-4 PCB test fixture. The fabricated mixer exhibits a conversion gain of 11dB, noise figure of 12.8dB, and input P1dB -16.4dBm. The DC consumption current is 2.0 mA /1.0 mA for the core/buffer amplifier at VDD = 1.8 V.

UR - http://www.scopus.com/inward/record.url?scp=33947099594&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=33947099594&partnerID=8YFLogxK

M3 - Conference contribution

AN - SCOPUS:33947099594

SN - 296005511X

SN - 9782960055115

VL - 2005

SP - 285

EP - 288

BT - Wireless Technology 2005, Conference Proceedings - 8th European Conference on Wireless Technology

T2 - 8th European Conference on Wireless Technology

Y2 - 3 October 2005 through 4 October 2005

ER -