A 9-bit 150-MS/s subrange ADC based on SAR architecture in 90-nm CMOS

Ying Zu Lin, Chun Cheng Liu, Guan Ying Huang, Ya Ting Shyu, Yen Ting Liu, Soon Jyh Chang

Research output: Contribution to journalArticlepeer-review

64 Citations (Scopus)


This paper presents a 9-bit subrange analog-to-digital converter (ADC) consisting of a 3.5-bit flash coarse ADC, a 6-bit successive-approximation- register (SAR) fine ADC, and a differential segmented capacitive digital-to-analog converter (DAC). The flash ADC controls the thermometer coarse capacitors of the DAC and the SAR ADC controls the binary fine ones. Both theoretical analysis and behavioral simulations show that the differential non-linearity (DNL) of a SAR ADC with a segmented DAC is better than that of a binary ADC. The merged switching of the coarse capacitors significantly enhances overall operation speed. At 150 MS/s, the ADC consumes 1.53 mW from a 1.2-V supply. The effective number of bits (ENOB) is 8.69 bits and the effective resolution bandwidth (ERBW) is 100 MHz. With a 1.3-V supply voltage, the sampling rate is 200 MS/s with 2.2-mW power consumption. The ENOB is 8.66 bits and the ERBW is 100 MHz. The FOMs at 1.3 V and 200 MS/s, 1.2 V and 150 MS/s and 1 V and 100 MS/s are 27.2, 24.7, and 17.7 fJ/conversion-step, respectively.

Original languageEnglish
Article number6459552
Pages (from-to)570-581
Number of pages12
JournalIEEE Transactions on Circuits and Systems I: Regular Papers
Issue number3
Publication statusPublished - 2013

All Science Journal Classification (ASJC) codes

  • Electrical and Electronic Engineering


Dive into the research topics of 'A 9-bit 150-MS/s subrange ADC based on SAR architecture in 90-nm CMOS'. Together they form a unique fingerprint.

Cite this