A BIST scheme for FPGA interconnect delay faults

Chun Chieh Wang, Jing Jia Liou, Yen Lin Peng, Chih Tsun Huang, Cheng Wen Wu

Research output: Chapter in Book/Report/Conference proceedingConference contribution

12 Citations (Scopus)

Fingerprint

Dive into the research topics of 'A BIST scheme for FPGA interconnect delay faults'. Together they form a unique fingerprint.

Engineering & Materials Science