A Built-in Self-Repair Scheme for Semiconductor Memories with 2-D Redundancy

Jin Fu Li, Jen Chieh Yeh, Rei Fu Huang, Cheng Wen Wu, Peir Yuan Tsai, Archer Hsu, Eugene Chow

Research output: Contribution to journalConference articlepeer-review

62 Citations (Scopus)


Embedded memories are among the most widely used cores in current system-on-chip (SOC) implementations. Memory cores usually occupy a significant portion of the chip area, and dominate the manufacturing yield of the chip. Efficient yield-enhancement techniques for embedded memories thus are important for SOC. In this paper we present a built-in self-repair (BISR) scheme for semiconductor memories with 2-D redundancy structures. The BISR design is composed of a built-in self-test (BIST) module and a built-in redundancy analysis (BIRA) module. Our BIST circuit supports three test modes; the 1) main memory testing, 2) spare memory testing, and 3) repair modes. The BIRA module executes the proposed redundancy analysis (RA) algorithm for RAM with a 2-D redundancy structure, i.e., spare rows and spare columns. The BIRA module also serves as the reconfiguration (address remapping) unit in the normal mode. Experimental results show that a high repair rate (i.e., the ratio of the number of repaired memories to the number of defective memories) is achieved with the proposed RA algorithm and BISR scheme. The BISR circuit has a low area overhead - about 4.6% for an 8K×64 SRAM.

Original languageEnglish
Pages (from-to)393-402
Number of pages10
JournalIEEE International Test Conference (TC)
Publication statusPublished - 2003 Nov 6
EventProceedings International Test Conference 2003 - Charlotte, NC, United States
Duration: 2003 Sep 302003 Oct 2

All Science Journal Classification (ASJC) codes

  • Electronic, Optical and Magnetic Materials
  • Electrical and Electronic Engineering
  • Hardware and Architecture


Dive into the research topics of 'A Built-in Self-Repair Scheme for Semiconductor Memories with 2-D Redundancy'. Together they form a unique fingerprint.

Cite this