A CAM/WTA-based high speed and low power Longest Prefix Matching circuit design

Ruei Jhe Tsai; Hsin Wen Ting; Chi Sheng Lin; Bin-Da Liu

doi:10.1109/APCCAS.2006.342480

A CAM/WTA-based high speed and low power Longest Prefix Matching circuit design

Ruei Jhe Tsai, Hsin Wen Ting, Chi Sheng Lin, Bin-Da Liu

Department of Electrical Engineering

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution

4 Citations (Scopus)

Abstract

In this paper, we propose a novel Content addressable memory / Winner take all-based Longest Prefix Matching (CW-LPM) circuit for the network router application. This CW-LPM circuit not only provides a simple hardware-based solution without some traditional drawbacks such as reordering or unavoidable complex extra hardware, but also has features of low power, low cost, high search speed and scalability. We implemented this CW-LPM circuit by using the TSMC 0.18 μm 1P6M CMOS process with 128 words by 32 bits data configuration. The simulation results show that the proposed CW-LPM circuit works up to 250 MSearches/sec at 1.8-V supply voltage with power consumption of 6.89mW and 140 MSearches/sec at 1.25-V supply voltage. Consequently, the proposed CW-LPM circuit design meets the speed requirement of OC (Optical Carrier) -3072/160 Gb/s line rate multi-gigabit/sec Ethernet network

Original language	English
Title of host publication	APCCAS 2006 - 2006 IEEE Asia Pacific Conference on Circuits and Systems
Pages	426-429
Number of pages	4
DOIs	https://doi.org/10.1109/APCCAS.2006.342480
Publication status	Published - 2006 Dec 1
Event	APCCAS 2006 - 2006 IEEE Asia Pacific Conference on Circuits and Systems - , Singapore Duration: 2006 Dec 4 → 2006 Dec 6

Publication series

Name	IEEE Asia-Pacific Conference on Circuits and Systems, Proceedings, APCCAS

Other

Other	APCCAS 2006 - 2006 IEEE Asia Pacific Conference on Circuits and Systems
Country/Territory	Singapore
Period	06-12-04 → 06-12-06

All Science Journal Classification (ASJC) codes

Electrical and Electronic Engineering

Access to Document

10.1109/APCCAS.2006.342480

Cite this

@inproceedings{d3d35aa2d5ef434897d604e40708c3d0,

title = "A CAM/WTA-based high speed and low power Longest Prefix Matching circuit design",

abstract = "In this paper, we propose a novel Content addressable memory / Winner take all-based Longest Prefix Matching (CW-LPM) circuit for the network router application. This CW-LPM circuit not only provides a simple hardware-based solution without some traditional drawbacks such as reordering or unavoidable complex extra hardware, but also has features of low power, low cost, high search speed and scalability. We implemented this CW-LPM circuit by using the TSMC 0.18 μm 1P6M CMOS process with 128 words by 32 bits data configuration. The simulation results show that the proposed CW-LPM circuit works up to 250 MSearches/sec at 1.8-V supply voltage with power consumption of 6.89mW and 140 MSearches/sec at 1.25-V supply voltage. Consequently, the proposed CW-LPM circuit design meets the speed requirement of OC (Optical Carrier) -3072/160 Gb/s line rate multi-gigabit/sec Ethernet network",

author = "Tsai, {Ruei Jhe} and Ting, {Hsin Wen} and Lin, {Chi Sheng} and Bin-Da Liu",

year = "2006",

month = dec,

day = "1",

doi = "10.1109/APCCAS.2006.342480",

language = "English",

isbn = "1424403871",

series = "IEEE Asia-Pacific Conference on Circuits and Systems, Proceedings, APCCAS",

pages = "426--429",

booktitle = "APCCAS 2006 - 2006 IEEE Asia Pacific Conference on Circuits and Systems",

note = "APCCAS 2006 - 2006 IEEE Asia Pacific Conference on Circuits and Systems ; Conference date: 04-12-2006 Through 06-12-2006",

}

Tsai, RJ, Ting, HW, Lin, CS & Liu, B-D 2006, A CAM/WTA-based high speed and low power Longest Prefix Matching circuit design. in APCCAS 2006 - 2006 IEEE Asia Pacific Conference on Circuits and Systems., 4145422, IEEE Asia-Pacific Conference on Circuits and Systems, Proceedings, APCCAS, pp. 426-429, APCCAS 2006 - 2006 IEEE Asia Pacific Conference on Circuits and Systems, Singapore, 06-12-04. https://doi.org/10.1109/APCCAS.2006.342480

A CAM/WTA-based high speed and low power Longest Prefix Matching circuit design. / Tsai, Ruei Jhe; Ting, Hsin Wen; Lin, Chi Sheng; Liu, Bin-Da.

APCCAS 2006 - 2006 IEEE Asia Pacific Conference on Circuits and Systems. 2006. p. 426-429 4145422 (IEEE Asia-Pacific Conference on Circuits and Systems, Proceedings, APCCAS).

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution

TY - GEN

T1 - A CAM/WTA-based high speed and low power Longest Prefix Matching circuit design

AU - Tsai, Ruei Jhe

AU - Ting, Hsin Wen

AU - Lin, Chi Sheng

AU - Liu, Bin-Da

PY - 2006/12/1

Y1 - 2006/12/1

N2 - In this paper, we propose a novel Content addressable memory / Winner take all-based Longest Prefix Matching (CW-LPM) circuit for the network router application. This CW-LPM circuit not only provides a simple hardware-based solution without some traditional drawbacks such as reordering or unavoidable complex extra hardware, but also has features of low power, low cost, high search speed and scalability. We implemented this CW-LPM circuit by using the TSMC 0.18 μm 1P6M CMOS process with 128 words by 32 bits data configuration. The simulation results show that the proposed CW-LPM circuit works up to 250 MSearches/sec at 1.8-V supply voltage with power consumption of 6.89mW and 140 MSearches/sec at 1.25-V supply voltage. Consequently, the proposed CW-LPM circuit design meets the speed requirement of OC (Optical Carrier) -3072/160 Gb/s line rate multi-gigabit/sec Ethernet network

AB - In this paper, we propose a novel Content addressable memory / Winner take all-based Longest Prefix Matching (CW-LPM) circuit for the network router application. This CW-LPM circuit not only provides a simple hardware-based solution without some traditional drawbacks such as reordering or unavoidable complex extra hardware, but also has features of low power, low cost, high search speed and scalability. We implemented this CW-LPM circuit by using the TSMC 0.18 μm 1P6M CMOS process with 128 words by 32 bits data configuration. The simulation results show that the proposed CW-LPM circuit works up to 250 MSearches/sec at 1.8-V supply voltage with power consumption of 6.89mW and 140 MSearches/sec at 1.25-V supply voltage. Consequently, the proposed CW-LPM circuit design meets the speed requirement of OC (Optical Carrier) -3072/160 Gb/s line rate multi-gigabit/sec Ethernet network

UR - http://www.scopus.com/inward/record.url?scp=50249184782&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=50249184782&partnerID=8YFLogxK

U2 - 10.1109/APCCAS.2006.342480

DO - 10.1109/APCCAS.2006.342480

M3 - Conference contribution

AN - SCOPUS:50249184782

SN - 1424403871

SN - 9781424403875

T3 - IEEE Asia-Pacific Conference on Circuits and Systems, Proceedings, APCCAS

SP - 426

EP - 429

BT - APCCAS 2006 - 2006 IEEE Asia Pacific Conference on Circuits and Systems

T2 - APCCAS 2006 - 2006 IEEE Asia Pacific Conference on Circuits and Systems

Y2 - 4 December 2006 through 6 December 2006

ER -

A CAM/WTA-based high speed and low power Longest Prefix Matching circuit design

Abstract

Publication series

Other

All Science Journal Classification (ASJC) codes

Access to Document

Other files and links

Fingerprint

Cite this