A current compensated reference oscillator

Wan Jing Li; Soon-Jyh Chang; Ying Zu Lin

doi:10.1109/VDAT.2009.5158112

A current compensated reference oscillator

Wan Jing Li, Soon-Jyh Chang, Ying Zu Lin

Department of Electrical Engineering

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution

3 Citations (Scopus)

Abstract

This paper reports a reliable current compensated reference oscillator without any BJT or external component. To maintain a stable oscillation frequency, the discharging current of the proposed architecture varies with process, supply voltage and temperature (PVT) variations. Fabricated in a 0.18-μm digital CMOS process, this oscillator consumes 0.5 mW from a 1.8-V supply. The post-simulation results show the worst case is 12%. From 500 times Monte Carlo simulation results, the frequency variations are all limited within ±3%. The measurement result of ten samples at room temperature with 10% supply voltage deviation shows variation within ±10%. The maximum variation is -10.19% with process and supply voltage variations from measurement results.

Original language	English
Title of host publication	2009 International Symposium on VLSI Design, Automation and Test, VLSI-DAT '09
Pages	130-133
Number of pages	4
DOIs	https://doi.org/10.1109/VDAT.2009.5158112
Publication status	Published - 2009 Dec 1
Event	2009 International Symposium on VLSI Design, Automation and Test, VLSI-DAT '09 - Hsinchu, Taiwan Duration: 2009 Apr 28 → 2009 Apr 30

Publication series

Name	2009 International Symposium on VLSI Design, Automation and Test, VLSI-DAT '09

Other

Other	2009 International Symposium on VLSI Design, Automation and Test, VLSI-DAT '09
Country	Taiwan
City	Hsinchu
Period	09-04-28 → 09-04-30

All Science Journal Classification (ASJC) codes

Hardware and Architecture
Control and Systems Engineering
Electrical and Electronic Engineering

Access to Document

10.1109/VDAT.2009.5158112

Fingerprint Dive into the research topics of 'A current compensated reference oscillator'. Together they form a unique fingerprint.

Cite this

@inproceedings{7855d69c93b645d5a83a08c90fe6cc17,

title = "A current compensated reference oscillator",

abstract = "This paper reports a reliable current compensated reference oscillator without any BJT or external component. To maintain a stable oscillation frequency, the discharging current of the proposed architecture varies with process, supply voltage and temperature (PVT) variations. Fabricated in a 0.18-μm digital CMOS process, this oscillator consumes 0.5 mW from a 1.8-V supply. The post-simulation results show the worst case is 12%. From 500 times Monte Carlo simulation results, the frequency variations are all limited within ±3%. The measurement result of ten samples at room temperature with 10% supply voltage deviation shows variation within ±10%. The maximum variation is -10.19% with process and supply voltage variations from measurement results.",

author = "Li, {Wan Jing} and Soon-Jyh Chang and Lin, {Ying Zu}",

year = "2009",

month = dec,

day = "1",

doi = "10.1109/VDAT.2009.5158112",

language = "English",

isbn = "9781424427826",

series = "2009 International Symposium on VLSI Design, Automation and Test, VLSI-DAT '09",

pages = "130--133",

booktitle = "2009 International Symposium on VLSI Design, Automation and Test, VLSI-DAT '09",

note = "2009 International Symposium on VLSI Design, Automation and Test, VLSI-DAT '09 ; Conference date: 28-04-2009 Through 30-04-2009",

}

Li, WJ, Chang, S-J & Lin, YZ 2009, A current compensated reference oscillator. in 2009 International Symposium on VLSI Design, Automation and Test, VLSI-DAT '09., 5158112, 2009 International Symposium on VLSI Design, Automation and Test, VLSI-DAT '09, pp. 130-133, 2009 International Symposium on VLSI Design, Automation and Test, VLSI-DAT '09, Hsinchu, Taiwan, 09-04-28. https://doi.org/10.1109/VDAT.2009.5158112

TY - GEN

T1 - A current compensated reference oscillator

AU - Li, Wan Jing

AU - Chang, Soon-Jyh

AU - Lin, Ying Zu

PY - 2009/12/1

Y1 - 2009/12/1

N2 - This paper reports a reliable current compensated reference oscillator without any BJT or external component. To maintain a stable oscillation frequency, the discharging current of the proposed architecture varies with process, supply voltage and temperature (PVT) variations. Fabricated in a 0.18-μm digital CMOS process, this oscillator consumes 0.5 mW from a 1.8-V supply. The post-simulation results show the worst case is 12%. From 500 times Monte Carlo simulation results, the frequency variations are all limited within ±3%. The measurement result of ten samples at room temperature with 10% supply voltage deviation shows variation within ±10%. The maximum variation is -10.19% with process and supply voltage variations from measurement results.

AB - This paper reports a reliable current compensated reference oscillator without any BJT or external component. To maintain a stable oscillation frequency, the discharging current of the proposed architecture varies with process, supply voltage and temperature (PVT) variations. Fabricated in a 0.18-μm digital CMOS process, this oscillator consumes 0.5 mW from a 1.8-V supply. The post-simulation results show the worst case is 12%. From 500 times Monte Carlo simulation results, the frequency variations are all limited within ±3%. The measurement result of ten samples at room temperature with 10% supply voltage deviation shows variation within ±10%. The maximum variation is -10.19% with process and supply voltage variations from measurement results.

UR - http://www.scopus.com/inward/record.url?scp=77950662045&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=77950662045&partnerID=8YFLogxK

U2 - 10.1109/VDAT.2009.5158112

DO - 10.1109/VDAT.2009.5158112

M3 - Conference contribution

AN - SCOPUS:77950662045

SN - 9781424427826

T3 - 2009 International Symposium on VLSI Design, Automation and Test, VLSI-DAT '09

SP - 130

EP - 133

BT - 2009 International Symposium on VLSI Design, Automation and Test, VLSI-DAT '09

T2 - 2009 International Symposium on VLSI Design, Automation and Test, VLSI-DAT '09

Y2 - 28 April 2009 through 30 April 2009

ER -