A design automation system for SOC test platform

Wen Cheng Huang, Kuen-Jong Lee, Chin Yao Chang, Yu Hua Wu

Research output: Contribution to journalArticle

Abstract

Building a test platform within an SOC design to simplify the SOC test problem has recently been shown to be a very effective test methodology. In this paper, a design automation system, called DASTEP (Design Automation System for SOC Test Platform), is presented to help a user build a test platform and incorporate his/her IP designs into the platform. DASTEP provides an interactive mode to allow the user to modify IP cores into testable ones and integrate them into the test platform. To standardize the test procedure, DASTEP furnishes the capability of wrapping cores with the 1149.1 or 1500 standard wrappers. DASTEP also provides a 1149.1-compatible hierarchical test control architecture such that each hierarchical core can be tested in a hierarchical manner. A sophisticated test-access-mechanism (TAM) controller along with the required test bus can be automatically synthesized which form the kernel of the test platform. DASTEP also creates an appropriate simulation environment that allows the simulation of the entire test flow, making the verification of both core design and test plan possible. All the capabilities of DASTEP are provided via friendly graphic user interface, which makes DASTEP a powerful, yet very easy-to-use electronic design automation (EDA) system for SOC testing.

Original languageEnglish
Pages (from-to)219-227
Number of pages9
JournalInternational Journal of Electrical Engineering
Volume14
Issue number3
Publication statusPublished - 2007 Jun 1

Fingerprint

Automation
User interfaces
Controllers
Testing

All Science Journal Classification (ASJC) codes

  • Electrical and Electronic Engineering

Cite this

Huang, Wen Cheng ; Lee, Kuen-Jong ; Chang, Chin Yao ; Wu, Yu Hua. / A design automation system for SOC test platform. In: International Journal of Electrical Engineering. 2007 ; Vol. 14, No. 3. pp. 219-227.
@article{b7fcd23591314526b17cf8a1b2a05004,
title = "A design automation system for SOC test platform",
abstract = "Building a test platform within an SOC design to simplify the SOC test problem has recently been shown to be a very effective test methodology. In this paper, a design automation system, called DASTEP (Design Automation System for SOC Test Platform), is presented to help a user build a test platform and incorporate his/her IP designs into the platform. DASTEP provides an interactive mode to allow the user to modify IP cores into testable ones and integrate them into the test platform. To standardize the test procedure, DASTEP furnishes the capability of wrapping cores with the 1149.1 or 1500 standard wrappers. DASTEP also provides a 1149.1-compatible hierarchical test control architecture such that each hierarchical core can be tested in a hierarchical manner. A sophisticated test-access-mechanism (TAM) controller along with the required test bus can be automatically synthesized which form the kernel of the test platform. DASTEP also creates an appropriate simulation environment that allows the simulation of the entire test flow, making the verification of both core design and test plan possible. All the capabilities of DASTEP are provided via friendly graphic user interface, which makes DASTEP a powerful, yet very easy-to-use electronic design automation (EDA) system for SOC testing.",
author = "Huang, {Wen Cheng} and Kuen-Jong Lee and Chang, {Chin Yao} and Wu, {Yu Hua}",
year = "2007",
month = "6",
day = "1",
language = "English",
volume = "14",
pages = "219--227",
journal = "International Journal of Electrical Engineering",
issn = "1812-3031",
publisher = "Chinese Institute of Electrical Engineering",
number = "3",

}

Huang, WC, Lee, K-J, Chang, CY & Wu, YH 2007, 'A design automation system for SOC test platform', International Journal of Electrical Engineering, vol. 14, no. 3, pp. 219-227.

A design automation system for SOC test platform. / Huang, Wen Cheng; Lee, Kuen-Jong; Chang, Chin Yao; Wu, Yu Hua.

In: International Journal of Electrical Engineering, Vol. 14, No. 3, 01.06.2007, p. 219-227.

Research output: Contribution to journalArticle

TY - JOUR

T1 - A design automation system for SOC test platform

AU - Huang, Wen Cheng

AU - Lee, Kuen-Jong

AU - Chang, Chin Yao

AU - Wu, Yu Hua

PY - 2007/6/1

Y1 - 2007/6/1

N2 - Building a test platform within an SOC design to simplify the SOC test problem has recently been shown to be a very effective test methodology. In this paper, a design automation system, called DASTEP (Design Automation System for SOC Test Platform), is presented to help a user build a test platform and incorporate his/her IP designs into the platform. DASTEP provides an interactive mode to allow the user to modify IP cores into testable ones and integrate them into the test platform. To standardize the test procedure, DASTEP furnishes the capability of wrapping cores with the 1149.1 or 1500 standard wrappers. DASTEP also provides a 1149.1-compatible hierarchical test control architecture such that each hierarchical core can be tested in a hierarchical manner. A sophisticated test-access-mechanism (TAM) controller along with the required test bus can be automatically synthesized which form the kernel of the test platform. DASTEP also creates an appropriate simulation environment that allows the simulation of the entire test flow, making the verification of both core design and test plan possible. All the capabilities of DASTEP are provided via friendly graphic user interface, which makes DASTEP a powerful, yet very easy-to-use electronic design automation (EDA) system for SOC testing.

AB - Building a test platform within an SOC design to simplify the SOC test problem has recently been shown to be a very effective test methodology. In this paper, a design automation system, called DASTEP (Design Automation System for SOC Test Platform), is presented to help a user build a test platform and incorporate his/her IP designs into the platform. DASTEP provides an interactive mode to allow the user to modify IP cores into testable ones and integrate them into the test platform. To standardize the test procedure, DASTEP furnishes the capability of wrapping cores with the 1149.1 or 1500 standard wrappers. DASTEP also provides a 1149.1-compatible hierarchical test control architecture such that each hierarchical core can be tested in a hierarchical manner. A sophisticated test-access-mechanism (TAM) controller along with the required test bus can be automatically synthesized which form the kernel of the test platform. DASTEP also creates an appropriate simulation environment that allows the simulation of the entire test flow, making the verification of both core design and test plan possible. All the capabilities of DASTEP are provided via friendly graphic user interface, which makes DASTEP a powerful, yet very easy-to-use electronic design automation (EDA) system for SOC testing.

UR - http://www.scopus.com/inward/record.url?scp=34548257753&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=34548257753&partnerID=8YFLogxK

M3 - Article

VL - 14

SP - 219

EP - 227

JO - International Journal of Electrical Engineering

JF - International Journal of Electrical Engineering

SN - 1812-3031

IS - 3

ER -