A DFT for semi-DC fault diagnosis for switched-capacitor circuits

Sheng Jer Kuo, Chung Len Lee, Soon-Jyh Chang, Jwu E. Chen

Research output: Chapter in Book/Report/Conference proceedingConference contribution

3 Citations (Scopus)

Abstract

In this paper, a design-for testability (DFT) technique is presented to diagnose switched-capacitor (SC) circuits. In order to avoid the effect that pure DC signal cannot pass through un-switched capacitors, we use semi-DC signal to diagnose SC circuits. Furthermore, we propose a controllable opamp that it can be controlled to normal mode or test mode. In normal mode, it passes signal normally; in test mode, it provides a semi-DC test signal (VDD or VSS) and blocks the signals from the stage before controlled stage. In our diagnosis method, we consider faults both in capacitors and in opamps. Experiments have carried out to verify the practicality of this technique.

Original languageEnglish
Title of host publicationProceedings - European Test Workshop 1999, ETW 1999
PublisherInstitute of Electrical and Electronics Engineers Inc.
Pages58-63
Number of pages6
ISBN (Electronic)076950390X, 9780769503905
DOIs
Publication statusPublished - 1999 Jan 1
Event1999 European Test Workshop, ETW 1999 - Constance, Germany
Duration: 1999 May 251999 May 28

Publication series

NameProceedings - European Test Workshop 1999, ETW 1999

Other

Other1999 European Test Workshop, ETW 1999
CountryGermany
CityConstance
Period99-05-2599-05-28

Fingerprint

Design for testability
Failure analysis
Capacitors
Networks (circuits)
Operational amplifiers
Experiments

All Science Journal Classification (ASJC) codes

  • Safety, Risk, Reliability and Quality
  • Electrical and Electronic Engineering
  • Hardware and Architecture

Cite this

Kuo, S. J., Lee, C. L., Chang, S-J., & Chen, J. E. (1999). A DFT for semi-DC fault diagnosis for switched-capacitor circuits. In Proceedings - European Test Workshop 1999, ETW 1999 (pp. 58-63). [804228] (Proceedings - European Test Workshop 1999, ETW 1999). Institute of Electrical and Electronics Engineers Inc.. https://doi.org/10.1109/ETW.1999.804228
Kuo, Sheng Jer ; Lee, Chung Len ; Chang, Soon-Jyh ; Chen, Jwu E. / A DFT for semi-DC fault diagnosis for switched-capacitor circuits. Proceedings - European Test Workshop 1999, ETW 1999. Institute of Electrical and Electronics Engineers Inc., 1999. pp. 58-63 (Proceedings - European Test Workshop 1999, ETW 1999).
@inproceedings{df48a435fb8a469f9cbc29fd598e362d,
title = "A DFT for semi-DC fault diagnosis for switched-capacitor circuits",
abstract = "In this paper, a design-for testability (DFT) technique is presented to diagnose switched-capacitor (SC) circuits. In order to avoid the effect that pure DC signal cannot pass through un-switched capacitors, we use semi-DC signal to diagnose SC circuits. Furthermore, we propose a controllable opamp that it can be controlled to normal mode or test mode. In normal mode, it passes signal normally; in test mode, it provides a semi-DC test signal (VDD or VSS) and blocks the signals from the stage before controlled stage. In our diagnosis method, we consider faults both in capacitors and in opamps. Experiments have carried out to verify the practicality of this technique.",
author = "Kuo, {Sheng Jer} and Lee, {Chung Len} and Soon-Jyh Chang and Chen, {Jwu E.}",
year = "1999",
month = "1",
day = "1",
doi = "10.1109/ETW.1999.804228",
language = "English",
series = "Proceedings - European Test Workshop 1999, ETW 1999",
publisher = "Institute of Electrical and Electronics Engineers Inc.",
pages = "58--63",
booktitle = "Proceedings - European Test Workshop 1999, ETW 1999",
address = "United States",

}

Kuo, SJ, Lee, CL, Chang, S-J & Chen, JE 1999, A DFT for semi-DC fault diagnosis for switched-capacitor circuits. in Proceedings - European Test Workshop 1999, ETW 1999., 804228, Proceedings - European Test Workshop 1999, ETW 1999, Institute of Electrical and Electronics Engineers Inc., pp. 58-63, 1999 European Test Workshop, ETW 1999, Constance, Germany, 99-05-25. https://doi.org/10.1109/ETW.1999.804228

A DFT for semi-DC fault diagnosis for switched-capacitor circuits. / Kuo, Sheng Jer; Lee, Chung Len; Chang, Soon-Jyh; Chen, Jwu E.

Proceedings - European Test Workshop 1999, ETW 1999. Institute of Electrical and Electronics Engineers Inc., 1999. p. 58-63 804228 (Proceedings - European Test Workshop 1999, ETW 1999).

Research output: Chapter in Book/Report/Conference proceedingConference contribution

TY - GEN

T1 - A DFT for semi-DC fault diagnosis for switched-capacitor circuits

AU - Kuo, Sheng Jer

AU - Lee, Chung Len

AU - Chang, Soon-Jyh

AU - Chen, Jwu E.

PY - 1999/1/1

Y1 - 1999/1/1

N2 - In this paper, a design-for testability (DFT) technique is presented to diagnose switched-capacitor (SC) circuits. In order to avoid the effect that pure DC signal cannot pass through un-switched capacitors, we use semi-DC signal to diagnose SC circuits. Furthermore, we propose a controllable opamp that it can be controlled to normal mode or test mode. In normal mode, it passes signal normally; in test mode, it provides a semi-DC test signal (VDD or VSS) and blocks the signals from the stage before controlled stage. In our diagnosis method, we consider faults both in capacitors and in opamps. Experiments have carried out to verify the practicality of this technique.

AB - In this paper, a design-for testability (DFT) technique is presented to diagnose switched-capacitor (SC) circuits. In order to avoid the effect that pure DC signal cannot pass through un-switched capacitors, we use semi-DC signal to diagnose SC circuits. Furthermore, we propose a controllable opamp that it can be controlled to normal mode or test mode. In normal mode, it passes signal normally; in test mode, it provides a semi-DC test signal (VDD or VSS) and blocks the signals from the stage before controlled stage. In our diagnosis method, we consider faults both in capacitors and in opamps. Experiments have carried out to verify the practicality of this technique.

UR - http://www.scopus.com/inward/record.url?scp=77951155158&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=77951155158&partnerID=8YFLogxK

U2 - 10.1109/ETW.1999.804228

DO - 10.1109/ETW.1999.804228

M3 - Conference contribution

T3 - Proceedings - European Test Workshop 1999, ETW 1999

SP - 58

EP - 63

BT - Proceedings - European Test Workshop 1999, ETW 1999

PB - Institute of Electrical and Electronics Engineers Inc.

ER -

Kuo SJ, Lee CL, Chang S-J, Chen JE. A DFT for semi-DC fault diagnosis for switched-capacitor circuits. In Proceedings - European Test Workshop 1999, ETW 1999. Institute of Electrical and Electronics Engineers Inc. 1999. p. 58-63. 804228. (Proceedings - European Test Workshop 1999, ETW 1999). https://doi.org/10.1109/ETW.1999.804228