A Fully-integrated 2.4/5.7 GHz Concurrent Dual-band 0.18 μM CMOS LNA for an 802.11 WLAN Direct Conversion Receiver

Qiu Huan Huang, Dar Ron Huang, Huey-Ru Chuang

Research output: Contribution to specialist publicationArticle

20 Citations (Scopus)

Abstract

This article describes a 2.4/5.7 GHz concurrent dual-band CMOS LNA for 802.11 WLAN direct conversion receiver (DCR) applications using 0.18 μmtechnology. A fully-integrated dual-band LNA was designed, which simultaneously provides narrow-band gain and matching at 2.4 and 5.7 GHz bands. The basic circuit topology is a cascode amplifier with a large number of on-chip passive networks to satisfy the dual-band LNA specification. The circuit measurement was performed using an on-wafer test set-up. At 2.44 GHz the LNA exhibits a noise figure of 5.66 dB, a linear gain of 7.61 dB, a P1dB=-9.3 dBm and an IIP3=-1.5 dBm; the LNA at 5.76 GHz features a noise figure of 6.8 dB, a linear gain of 8.58 dB, a PldB of-10 dBm and an IIP3=-2.4 dBm. The power consumption of the concurrent dual-band LNA is 10.8 mW at V DD=1.8V.

Original languageEnglish
Pages76-88
Number of pages13
Volume47
No.2
Specialist publicationMicrowave Journal
Publication statusPublished - 2004 Feb

Fingerprint

Noise figure
Wireless local area networks (WLAN)
Passive networks
Electric network topology
Electric power utilization
Specifications
Networks (circuits)
Cascode amplifiers

All Science Journal Classification (ASJC) codes

  • Electrical and Electronic Engineering

Cite this

@misc{9e2d87960e2a4e7abad0d22127a3881d,
title = "A Fully-integrated 2.4/5.7 GHz Concurrent Dual-band 0.18 μM CMOS LNA for an 802.11 WLAN Direct Conversion Receiver",
abstract = "This article describes a 2.4/5.7 GHz concurrent dual-band CMOS LNA for 802.11 WLAN direct conversion receiver (DCR) applications using 0.18 μmtechnology. A fully-integrated dual-band LNA was designed, which simultaneously provides narrow-band gain and matching at 2.4 and 5.7 GHz bands. The basic circuit topology is a cascode amplifier with a large number of on-chip passive networks to satisfy the dual-band LNA specification. The circuit measurement was performed using an on-wafer test set-up. At 2.44 GHz the LNA exhibits a noise figure of 5.66 dB, a linear gain of 7.61 dB, a P1dB=-9.3 dBm and an IIP3=-1.5 dBm; the LNA at 5.76 GHz features a noise figure of 6.8 dB, a linear gain of 8.58 dB, a PldB of-10 dBm and an IIP3=-2.4 dBm. The power consumption of the concurrent dual-band LNA is 10.8 mW at V DD=1.8V.",
author = "Huang, {Qiu Huan} and Huang, {Dar Ron} and Huey-Ru Chuang",
year = "2004",
month = "2",
language = "English",
volume = "47",
pages = "76--88",
journal = "Microwave Journal",
issn = "0192-6225",
publisher = "Horizon House",

}

A Fully-integrated 2.4/5.7 GHz Concurrent Dual-band 0.18 μM CMOS LNA for an 802.11 WLAN Direct Conversion Receiver. / Huang, Qiu Huan; Huang, Dar Ron; Chuang, Huey-Ru.

In: Microwave Journal, Vol. 47, No. 2, 02.2004, p. 76-88.

Research output: Contribution to specialist publicationArticle

TY - GEN

T1 - A Fully-integrated 2.4/5.7 GHz Concurrent Dual-band 0.18 μM CMOS LNA for an 802.11 WLAN Direct Conversion Receiver

AU - Huang, Qiu Huan

AU - Huang, Dar Ron

AU - Chuang, Huey-Ru

PY - 2004/2

Y1 - 2004/2

N2 - This article describes a 2.4/5.7 GHz concurrent dual-band CMOS LNA for 802.11 WLAN direct conversion receiver (DCR) applications using 0.18 μmtechnology. A fully-integrated dual-band LNA was designed, which simultaneously provides narrow-band gain and matching at 2.4 and 5.7 GHz bands. The basic circuit topology is a cascode amplifier with a large number of on-chip passive networks to satisfy the dual-band LNA specification. The circuit measurement was performed using an on-wafer test set-up. At 2.44 GHz the LNA exhibits a noise figure of 5.66 dB, a linear gain of 7.61 dB, a P1dB=-9.3 dBm and an IIP3=-1.5 dBm; the LNA at 5.76 GHz features a noise figure of 6.8 dB, a linear gain of 8.58 dB, a PldB of-10 dBm and an IIP3=-2.4 dBm. The power consumption of the concurrent dual-band LNA is 10.8 mW at V DD=1.8V.

AB - This article describes a 2.4/5.7 GHz concurrent dual-band CMOS LNA for 802.11 WLAN direct conversion receiver (DCR) applications using 0.18 μmtechnology. A fully-integrated dual-band LNA was designed, which simultaneously provides narrow-band gain and matching at 2.4 and 5.7 GHz bands. The basic circuit topology is a cascode amplifier with a large number of on-chip passive networks to satisfy the dual-band LNA specification. The circuit measurement was performed using an on-wafer test set-up. At 2.44 GHz the LNA exhibits a noise figure of 5.66 dB, a linear gain of 7.61 dB, a P1dB=-9.3 dBm and an IIP3=-1.5 dBm; the LNA at 5.76 GHz features a noise figure of 6.8 dB, a linear gain of 8.58 dB, a PldB of-10 dBm and an IIP3=-2.4 dBm. The power consumption of the concurrent dual-band LNA is 10.8 mW at V DD=1.8V.

UR - http://www.scopus.com/inward/record.url?scp=1242286961&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=1242286961&partnerID=8YFLogxK

M3 - Article

VL - 47

SP - 76

EP - 88

JO - Microwave Journal

JF - Microwave Journal

SN - 0192-6225

ER -