A gm/ID-based synthesis tool for pipelined analog to digital converters

Ya Ting Shyu, Cheng Wu Lin, Jin Fu Lin, Soon-Jyh Chang

Research output: Chapter in Book/Report/Conference proceedingConference contribution

1 Citation (Scopus)

Abstract

This paper presents a circuit-level synthesis tool for pipelined ADCs by consulting the circuit-design experience. A top-down systematic design procedure for a conventional pipelined ADC is summarized. In order to decrease the design period for analog circuit sizing, a design automation methodology based on gm/ID concept is manipulated in the synthesis process. With the proposed design automation flow for pipelined ADCs, the developed synthesis tool can produce satisfactory circuit performance within reasonable simulation time.

Original languageEnglish
Title of host publication2009 International Symposium on VLSI Design, Automation and Test, VLSI-DAT '09
Pages299-302
Number of pages4
DOIs
Publication statusPublished - 2009
Event2009 International Symposium on VLSI Design, Automation and Test, VLSI-DAT '09 - Hsinchu, Taiwan
Duration: 2009 Apr 282009 Apr 30

Other

Other2009 International Symposium on VLSI Design, Automation and Test, VLSI-DAT '09
CountryTaiwan
CityHsinchu
Period09-04-2809-04-30

Fingerprint

Digital to analog conversion
Networks (circuits)
Automation
Analog circuits

All Science Journal Classification (ASJC) codes

  • Hardware and Architecture
  • Control and Systems Engineering
  • Electrical and Electronic Engineering

Cite this

Shyu, Y. T., Lin, C. W., Lin, J. F., & Chang, S-J. (2009). A gm/ID-based synthesis tool for pipelined analog to digital converters. In 2009 International Symposium on VLSI Design, Automation and Test, VLSI-DAT '09 (pp. 299-302). [5158154] https://doi.org/10.1109/VDAT.2009.5158154
Shyu, Ya Ting ; Lin, Cheng Wu ; Lin, Jin Fu ; Chang, Soon-Jyh. / A gm/ID-based synthesis tool for pipelined analog to digital converters. 2009 International Symposium on VLSI Design, Automation and Test, VLSI-DAT '09. 2009. pp. 299-302
@inproceedings{907d90f9499947d88a792d7ba043f801,
title = "A gm/ID-based synthesis tool for pipelined analog to digital converters",
abstract = "This paper presents a circuit-level synthesis tool for pipelined ADCs by consulting the circuit-design experience. A top-down systematic design procedure for a conventional pipelined ADC is summarized. In order to decrease the design period for analog circuit sizing, a design automation methodology based on gm/ID concept is manipulated in the synthesis process. With the proposed design automation flow for pipelined ADCs, the developed synthesis tool can produce satisfactory circuit performance within reasonable simulation time.",
author = "Shyu, {Ya Ting} and Lin, {Cheng Wu} and Lin, {Jin Fu} and Soon-Jyh Chang",
year = "2009",
doi = "10.1109/VDAT.2009.5158154",
language = "English",
isbn = "9781424427826",
pages = "299--302",
booktitle = "2009 International Symposium on VLSI Design, Automation and Test, VLSI-DAT '09",

}

Shyu, YT, Lin, CW, Lin, JF & Chang, S-J 2009, A gm/ID-based synthesis tool for pipelined analog to digital converters. in 2009 International Symposium on VLSI Design, Automation and Test, VLSI-DAT '09., 5158154, pp. 299-302, 2009 International Symposium on VLSI Design, Automation and Test, VLSI-DAT '09, Hsinchu, Taiwan, 09-04-28. https://doi.org/10.1109/VDAT.2009.5158154

A gm/ID-based synthesis tool for pipelined analog to digital converters. / Shyu, Ya Ting; Lin, Cheng Wu; Lin, Jin Fu; Chang, Soon-Jyh.

2009 International Symposium on VLSI Design, Automation and Test, VLSI-DAT '09. 2009. p. 299-302 5158154.

Research output: Chapter in Book/Report/Conference proceedingConference contribution

TY - GEN

T1 - A gm/ID-based synthesis tool for pipelined analog to digital converters

AU - Shyu, Ya Ting

AU - Lin, Cheng Wu

AU - Lin, Jin Fu

AU - Chang, Soon-Jyh

PY - 2009

Y1 - 2009

N2 - This paper presents a circuit-level synthesis tool for pipelined ADCs by consulting the circuit-design experience. A top-down systematic design procedure for a conventional pipelined ADC is summarized. In order to decrease the design period for analog circuit sizing, a design automation methodology based on gm/ID concept is manipulated in the synthesis process. With the proposed design automation flow for pipelined ADCs, the developed synthesis tool can produce satisfactory circuit performance within reasonable simulation time.

AB - This paper presents a circuit-level synthesis tool for pipelined ADCs by consulting the circuit-design experience. A top-down systematic design procedure for a conventional pipelined ADC is summarized. In order to decrease the design period for analog circuit sizing, a design automation methodology based on gm/ID concept is manipulated in the synthesis process. With the proposed design automation flow for pipelined ADCs, the developed synthesis tool can produce satisfactory circuit performance within reasonable simulation time.

UR - http://www.scopus.com/inward/record.url?scp=77950644760&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=77950644760&partnerID=8YFLogxK

U2 - 10.1109/VDAT.2009.5158154

DO - 10.1109/VDAT.2009.5158154

M3 - Conference contribution

SN - 9781424427826

SP - 299

EP - 302

BT - 2009 International Symposium on VLSI Design, Automation and Test, VLSI-DAT '09

ER -

Shyu YT, Lin CW, Lin JF, Chang S-J. A gm/ID-based synthesis tool for pipelined analog to digital converters. In 2009 International Symposium on VLSI Design, Automation and Test, VLSI-DAT '09. 2009. p. 299-302. 5158154 https://doi.org/10.1109/VDAT.2009.5158154