A hierarchical test methodology for systems on chip

Jin Fu Li, Hsin Jung Huang, Jeng Bin Chen, Chih Pin Su, Cheng Wen Wu, Chuang Cheng, Shao I. Chen, Chi Yi Hwang, Hsiao Ping Lin

Research output: Contribution to journalArticlepeer-review

17 Citations (Scopus)
Original languageEnglish
Pages (from-to)69-81
Number of pages13
JournalIEEE Micro
Issue number5
Publication statusPublished - 2002 Sep 1

All Science Journal Classification (ASJC) codes

  • Computer Graphics and Computer-Aided Design
  • Hardware and Architecture
  • Software

Cite this