A hierarchical test scheme for system-on-chip designs

Jin Fu Li, Hsin Jung Huang, Jeng Bin Chen, Chih Ping Su, Cheng Wen Wu, Chuang Cheng, Shao I. Chen, Chi Yi Hwang, Hsiao Ping Lin

Research output: Contribution to journalConference article

9 Citations (Scopus)

Abstract

System-on-chip (SOC) design methodology is becoming the trend in the IC industry. Integrating reusable cores from multiple sources is essential in SOC design, and different design-for-testability methodologies are usually required for testing different cores. Another issue is test integration. The purpose of this paper is to present a hierarchical test scheme for SOC with heterogeneous core test anti lest access methods. A hierarchical test manager (HTM) is proposed to generate the control signals for these cores, taking into account the IEEE P1500 Standard proposal. A standard memory BIST interface is also presented, linking the HTM and the memory BIST circuit. It can control the BIST circuit with the serial or parallel test access mechanism. The hierarchical test control scheme has low area anti pin overhead, and high flexibility. An industrial case using this scheme has been designed, showing an area overhead of only about 0.63%.

Original languageEnglish
Article number998317
Pages (from-to)486-490
Number of pages5
JournalProceedings -Design, Automation and Test in Europe, DATE
DOIs
Publication statusPublished - 2002 Dec 1
Event2002 Design, Automation and Test in Europe Conference and Exhibition, DATE 2002 - Paris, France
Duration: 2002 Mar 42002 Mar 8

Fingerprint

Built-in self test
Managers
Design for testability
Data storage equipment
Networks (circuits)
Interfaces (computer)
Testing
System-on-chip
Industry

All Science Journal Classification (ASJC) codes

  • Engineering(all)

Cite this

Li, Jin Fu ; Huang, Hsin Jung ; Chen, Jeng Bin ; Su, Chih Ping ; Wu, Cheng Wen ; Cheng, Chuang ; Chen, Shao I. ; Hwang, Chi Yi ; Lin, Hsiao Ping. / A hierarchical test scheme for system-on-chip designs. In: Proceedings -Design, Automation and Test in Europe, DATE. 2002 ; pp. 486-490.
@article{cb25136094394ee2aa1ab12f50d04e88,
title = "A hierarchical test scheme for system-on-chip designs",
abstract = "System-on-chip (SOC) design methodology is becoming the trend in the IC industry. Integrating reusable cores from multiple sources is essential in SOC design, and different design-for-testability methodologies are usually required for testing different cores. Another issue is test integration. The purpose of this paper is to present a hierarchical test scheme for SOC with heterogeneous core test anti lest access methods. A hierarchical test manager (HTM) is proposed to generate the control signals for these cores, taking into account the IEEE P1500 Standard proposal. A standard memory BIST interface is also presented, linking the HTM and the memory BIST circuit. It can control the BIST circuit with the serial or parallel test access mechanism. The hierarchical test control scheme has low area anti pin overhead, and high flexibility. An industrial case using this scheme has been designed, showing an area overhead of only about 0.63{\%}.",
author = "Li, {Jin Fu} and Huang, {Hsin Jung} and Chen, {Jeng Bin} and Su, {Chih Ping} and Wu, {Cheng Wen} and Chuang Cheng and Chen, {Shao I.} and Hwang, {Chi Yi} and Lin, {Hsiao Ping}",
year = "2002",
month = "12",
day = "1",
doi = "10.1109/DATE.2002.998317",
language = "English",
pages = "486--490",
journal = "Proceedings -Design, Automation and Test in Europe, DATE",
issn = "1530-1591",

}

A hierarchical test scheme for system-on-chip designs. / Li, Jin Fu; Huang, Hsin Jung; Chen, Jeng Bin; Su, Chih Ping; Wu, Cheng Wen; Cheng, Chuang; Chen, Shao I.; Hwang, Chi Yi; Lin, Hsiao Ping.

In: Proceedings -Design, Automation and Test in Europe, DATE, 01.12.2002, p. 486-490.

Research output: Contribution to journalConference article

TY - JOUR

T1 - A hierarchical test scheme for system-on-chip designs

AU - Li, Jin Fu

AU - Huang, Hsin Jung

AU - Chen, Jeng Bin

AU - Su, Chih Ping

AU - Wu, Cheng Wen

AU - Cheng, Chuang

AU - Chen, Shao I.

AU - Hwang, Chi Yi

AU - Lin, Hsiao Ping

PY - 2002/12/1

Y1 - 2002/12/1

N2 - System-on-chip (SOC) design methodology is becoming the trend in the IC industry. Integrating reusable cores from multiple sources is essential in SOC design, and different design-for-testability methodologies are usually required for testing different cores. Another issue is test integration. The purpose of this paper is to present a hierarchical test scheme for SOC with heterogeneous core test anti lest access methods. A hierarchical test manager (HTM) is proposed to generate the control signals for these cores, taking into account the IEEE P1500 Standard proposal. A standard memory BIST interface is also presented, linking the HTM and the memory BIST circuit. It can control the BIST circuit with the serial or parallel test access mechanism. The hierarchical test control scheme has low area anti pin overhead, and high flexibility. An industrial case using this scheme has been designed, showing an area overhead of only about 0.63%.

AB - System-on-chip (SOC) design methodology is becoming the trend in the IC industry. Integrating reusable cores from multiple sources is essential in SOC design, and different design-for-testability methodologies are usually required for testing different cores. Another issue is test integration. The purpose of this paper is to present a hierarchical test scheme for SOC with heterogeneous core test anti lest access methods. A hierarchical test manager (HTM) is proposed to generate the control signals for these cores, taking into account the IEEE P1500 Standard proposal. A standard memory BIST interface is also presented, linking the HTM and the memory BIST circuit. It can control the BIST circuit with the serial or parallel test access mechanism. The hierarchical test control scheme has low area anti pin overhead, and high flexibility. An industrial case using this scheme has been designed, showing an area overhead of only about 0.63%.

UR - http://www.scopus.com/inward/record.url?scp=20544474247&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=20544474247&partnerID=8YFLogxK

U2 - 10.1109/DATE.2002.998317

DO - 10.1109/DATE.2002.998317

M3 - Conference article

AN - SCOPUS:20544474247

SP - 486

EP - 490

JO - Proceedings -Design, Automation and Test in Europe, DATE

JF - Proceedings -Design, Automation and Test in Europe, DATE

SN - 1530-1591

M1 - 998317

ER -