A high gain, low noise wlan receiver for dual if double downconversion application in 90-nm RF CMOS

Chieh Pin Chang, Jian An Hou, Jionguang Su, Ja Hao Chen, Chih Wei Chen, Tsyr Shyang Liou, Shyh Chyi Wong, Yeong Her Wang

Research output: Contribution to journalArticlepeer-review

Abstract

A high power gain, low noise WLAN receiver, using a 158 GHz fT 90-nm RF CMOS technology for dual IF double downconversion system-in-package application is demonstrated. The proposed circuit could improve the design flexibility of back-end stages due to its high power gain and low noise performances. The LNA and Mixer are biased at 1 V with 12.9 mA and 1.8 V with 5.5 mA, respectively. The proposed circuit delivers the double-sideband noise figure of 2.68 dB, conversion gain of 36.24 dB, IIP3 of -25 dBm, IIP2 of 21.1 dBm, and LO-IF isolation of -56.2 dB under the 1 dBm LO power, while maintaining the RF port and IF port return losses below -12.9 and -18.7 dB, respectively.

Original languageEnglish
Pages (from-to)2422-2425
Number of pages4
JournalMicrowave and Optical Technology Letters
Volume49
Issue number10
DOIs
Publication statusPublished - 2007 Oct 1

All Science Journal Classification (ASJC) codes

  • Electronic, Optical and Magnetic Materials
  • Atomic and Molecular Physics, and Optics
  • Condensed Matter Physics
  • Electrical and Electronic Engineering

Fingerprint Dive into the research topics of 'A high gain, low noise wlan receiver for dual if double downconversion application in 90-nm RF CMOS'. Together they form a unique fingerprint.

Cite this