A high-performance SoC debug platform

Kuo Kai Liu, Wen Hsuan Hsu, Kuen Jong Lee

Research output: Contribution to journalArticle

Abstract

The vast increasing complexity of SoC design makes chip verification and debugging an extremely difficult task. In this paper we present a highly efficient run-stop-resume based SoC Debug Platform to deal with this problem. This platform allows one to observe any signals in the Intellectual Properties (IPs) of a SoC system during the normal system by implanting three powerful debug-trigger mechanisms into the SoC, namely cycle-based, event-based, and hardware-software cross-trigger-based mechanisms. With this platform, both hardware and software designers can work together on a common debugging environment from the very beginning so as to greatly increase debugging efficiency. Furthermore, we have also developed a design automation program called DASDEP (Design Automation System for SoC DEbug Platfrom) that can help users add design-for-debug circuitry into the SoC design and setup the required debug environment. DASDEP also provides a user-friendly interface for the whole debug process. This program together with the three debug mechanisms allows the SoC verification and debugging to be accomplished much more easily and efficiently than the conventional debug methods.

Original languageEnglish
Pages (from-to)202-208
Number of pages7
JournalSmart Science
Volume3
Issue number4
DOIs
Publication statusPublished - 2015 Jan 1

Fingerprint

High Performance
Debugging
Design Automation
Automation
Trigger
Hardware
Intellectual Property
Software
System-on-chip
Intellectual property
User Interface
User interfaces
Chip
Cycle
Design

All Science Journal Classification (ASJC) codes

  • Chemistry (miscellaneous)
  • Modelling and Simulation
  • Energy (miscellaneous)
  • Engineering(all)
  • Fluid Flow and Transfer Processes
  • Computer Networks and Communications
  • Computational Mathematics

Cite this

Liu, Kuo Kai ; Hsu, Wen Hsuan ; Lee, Kuen Jong. / A high-performance SoC debug platform. In: Smart Science. 2015 ; Vol. 3, No. 4. pp. 202-208.
@article{411b61b7771748fd85b8a0a6371a00fc,
title = "A high-performance SoC debug platform",
abstract = "The vast increasing complexity of SoC design makes chip verification and debugging an extremely difficult task. In this paper we present a highly efficient run-stop-resume based SoC Debug Platform to deal with this problem. This platform allows one to observe any signals in the Intellectual Properties (IPs) of a SoC system during the normal system by implanting three powerful debug-trigger mechanisms into the SoC, namely cycle-based, event-based, and hardware-software cross-trigger-based mechanisms. With this platform, both hardware and software designers can work together on a common debugging environment from the very beginning so as to greatly increase debugging efficiency. Furthermore, we have also developed a design automation program called DASDEP (Design Automation System for SoC DEbug Platfrom) that can help users add design-for-debug circuitry into the SoC design and setup the required debug environment. DASDEP also provides a user-friendly interface for the whole debug process. This program together with the three debug mechanisms allows the SoC verification and debugging to be accomplished much more easily and efficiently than the conventional debug methods.",
author = "Liu, {Kuo Kai} and Hsu, {Wen Hsuan} and Lee, {Kuen Jong}",
year = "2015",
month = "1",
day = "1",
doi = "10.6493/SmartSci.2015.360",
language = "English",
volume = "3",
pages = "202--208",
journal = "Smart Science",
issn = "2308-0477",
publisher = "Taylor and Francis Ltd.",
number = "4",

}

A high-performance SoC debug platform. / Liu, Kuo Kai; Hsu, Wen Hsuan; Lee, Kuen Jong.

In: Smart Science, Vol. 3, No. 4, 01.01.2015, p. 202-208.

Research output: Contribution to journalArticle

TY - JOUR

T1 - A high-performance SoC debug platform

AU - Liu, Kuo Kai

AU - Hsu, Wen Hsuan

AU - Lee, Kuen Jong

PY - 2015/1/1

Y1 - 2015/1/1

N2 - The vast increasing complexity of SoC design makes chip verification and debugging an extremely difficult task. In this paper we present a highly efficient run-stop-resume based SoC Debug Platform to deal with this problem. This platform allows one to observe any signals in the Intellectual Properties (IPs) of a SoC system during the normal system by implanting three powerful debug-trigger mechanisms into the SoC, namely cycle-based, event-based, and hardware-software cross-trigger-based mechanisms. With this platform, both hardware and software designers can work together on a common debugging environment from the very beginning so as to greatly increase debugging efficiency. Furthermore, we have also developed a design automation program called DASDEP (Design Automation System for SoC DEbug Platfrom) that can help users add design-for-debug circuitry into the SoC design and setup the required debug environment. DASDEP also provides a user-friendly interface for the whole debug process. This program together with the three debug mechanisms allows the SoC verification and debugging to be accomplished much more easily and efficiently than the conventional debug methods.

AB - The vast increasing complexity of SoC design makes chip verification and debugging an extremely difficult task. In this paper we present a highly efficient run-stop-resume based SoC Debug Platform to deal with this problem. This platform allows one to observe any signals in the Intellectual Properties (IPs) of a SoC system during the normal system by implanting three powerful debug-trigger mechanisms into the SoC, namely cycle-based, event-based, and hardware-software cross-trigger-based mechanisms. With this platform, both hardware and software designers can work together on a common debugging environment from the very beginning so as to greatly increase debugging efficiency. Furthermore, we have also developed a design automation program called DASDEP (Design Automation System for SoC DEbug Platfrom) that can help users add design-for-debug circuitry into the SoC design and setup the required debug environment. DASDEP also provides a user-friendly interface for the whole debug process. This program together with the three debug mechanisms allows the SoC verification and debugging to be accomplished much more easily and efficiently than the conventional debug methods.

UR - http://www.scopus.com/inward/record.url?scp=85054482120&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=85054482120&partnerID=8YFLogxK

U2 - 10.6493/SmartSci.2015.360

DO - 10.6493/SmartSci.2015.360

M3 - Article

AN - SCOPUS:85054482120

VL - 3

SP - 202

EP - 208

JO - Smart Science

JF - Smart Science

SN - 2308-0477

IS - 4

ER -