A high-performance unified-field reconfigurable cryptographic processor

Jun Hong Chen, Ming-Der Shieh, Wen Ching Lin

Research output: Contribution to journalArticle

25 Citations (Scopus)

Abstract

With rapid increases in communication and network applications, cryptography has become a crucial issue to ensure the security of transmitted data. In this paper, we propose a microcode-based architecture with a novel reconfigurable datapath which can perform either prime field GF(p) operations or binary extension field GF(2 m ) operations for arbitrary prime numbers, irreducible polynomials, and precision. Using these field arithmetic units, users are capable of programming cryptographic algorithms in microcode sequences for full compliance with a majority of public-key cryptographic algorithms such as RivestShamirAdleman (RSA) and elliptic curve cryptosystems. An algorithmic optimization or refinement can thus be made at a higher level based on the reconfigurable datapath. Experimental results show that the developed processor has full cryptography algorithm flexibility, high hardware utilization, and high performance.

Original languageEnglish
Article number5325648
Pages (from-to)1145-1158
Number of pages14
JournalIEEE Transactions on Very Large Scale Integration (VLSI) Systems
Volume18
Issue number8
DOIs
Publication statusPublished - 2010 Aug 1

Fingerprint

Cryptography
Firmware
Security of data
Computer programming
Computer hardware
Polynomials
Communication
Compliance

All Science Journal Classification (ASJC) codes

  • Software
  • Hardware and Architecture
  • Electrical and Electronic Engineering

Cite this

@article{062b1100ed6b41219201ba2c5af4acb7,
title = "A high-performance unified-field reconfigurable cryptographic processor",
abstract = "With rapid increases in communication and network applications, cryptography has become a crucial issue to ensure the security of transmitted data. In this paper, we propose a microcode-based architecture with a novel reconfigurable datapath which can perform either prime field GF(p) operations or binary extension field GF(2 m ) operations for arbitrary prime numbers, irreducible polynomials, and precision. Using these field arithmetic units, users are capable of programming cryptographic algorithms in microcode sequences for full compliance with a majority of public-key cryptographic algorithms such as RivestShamirAdleman (RSA) and elliptic curve cryptosystems. An algorithmic optimization or refinement can thus be made at a higher level based on the reconfigurable datapath. Experimental results show that the developed processor has full cryptography algorithm flexibility, high hardware utilization, and high performance.",
author = "Chen, {Jun Hong} and Ming-Der Shieh and Lin, {Wen Ching}",
year = "2010",
month = "8",
day = "1",
doi = "10.1109/TVLSI.2009.2020397",
language = "English",
volume = "18",
pages = "1145--1158",
journal = "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
issn = "1063-8210",
publisher = "Institute of Electrical and Electronics Engineers Inc.",
number = "8",

}

A high-performance unified-field reconfigurable cryptographic processor. / Chen, Jun Hong; Shieh, Ming-Der; Lin, Wen Ching.

In: IEEE Transactions on Very Large Scale Integration (VLSI) Systems, Vol. 18, No. 8, 5325648, 01.08.2010, p. 1145-1158.

Research output: Contribution to journalArticle

TY - JOUR

T1 - A high-performance unified-field reconfigurable cryptographic processor

AU - Chen, Jun Hong

AU - Shieh, Ming-Der

AU - Lin, Wen Ching

PY - 2010/8/1

Y1 - 2010/8/1

N2 - With rapid increases in communication and network applications, cryptography has become a crucial issue to ensure the security of transmitted data. In this paper, we propose a microcode-based architecture with a novel reconfigurable datapath which can perform either prime field GF(p) operations or binary extension field GF(2 m ) operations for arbitrary prime numbers, irreducible polynomials, and precision. Using these field arithmetic units, users are capable of programming cryptographic algorithms in microcode sequences for full compliance with a majority of public-key cryptographic algorithms such as RivestShamirAdleman (RSA) and elliptic curve cryptosystems. An algorithmic optimization or refinement can thus be made at a higher level based on the reconfigurable datapath. Experimental results show that the developed processor has full cryptography algorithm flexibility, high hardware utilization, and high performance.

AB - With rapid increases in communication and network applications, cryptography has become a crucial issue to ensure the security of transmitted data. In this paper, we propose a microcode-based architecture with a novel reconfigurable datapath which can perform either prime field GF(p) operations or binary extension field GF(2 m ) operations for arbitrary prime numbers, irreducible polynomials, and precision. Using these field arithmetic units, users are capable of programming cryptographic algorithms in microcode sequences for full compliance with a majority of public-key cryptographic algorithms such as RivestShamirAdleman (RSA) and elliptic curve cryptosystems. An algorithmic optimization or refinement can thus be made at a higher level based on the reconfigurable datapath. Experimental results show that the developed processor has full cryptography algorithm flexibility, high hardware utilization, and high performance.

UR - http://www.scopus.com/inward/record.url?scp=77955172157&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=77955172157&partnerID=8YFLogxK

U2 - 10.1109/TVLSI.2009.2020397

DO - 10.1109/TVLSI.2009.2020397

M3 - Article

VL - 18

SP - 1145

EP - 1158

JO - IEEE Transactions on Very Large Scale Integration (VLSI) Systems

JF - IEEE Transactions on Very Large Scale Integration (VLSI) Systems

SN - 1063-8210

IS - 8

M1 - 5325648

ER -