A high-speed and multi-chip WTA/MAX circuit design based on averaged-value comparison approach

Kuo Huang Lin, Chi Sheng Lin, Bin Da Liu

Research output: Contribution to journalArticle

1 Citation (Scopus)

Abstract

This paper presents a voltage-mode WTA/MAX circuit that achieves high-speed and multi-chip features. Based on the efficient averaged-value comparison approach, the time and hardware complexities are proportional to O(log N) and O(N) respectively, where N is the number of inputs. In addition, a voltage comparison element (VCE) circuit is proposed to achieve multi-chip function. In the proposed circuit, the averaged-value calculator is built using resistor array that prevents the matching problem of transistor array. The whole circuit was fabricated with the TSMC 0.35 μm signal-poly quadruple-metal CMOS process. With eight input signals, the measurement results show that the proposed circuit resolved input voltages differing by 10 mV in 30 ns, and the multi-chip capability was also verified.

Original languageEnglish
Pages (from-to)1724-1729
Number of pages6
JournalIEICE Transactions on Electronics
VolumeE87-C
Issue number10
Publication statusPublished - 2004 Oct

All Science Journal Classification (ASJC) codes

  • Electronic, Optical and Magnetic Materials
  • Electrical and Electronic Engineering

Fingerprint Dive into the research topics of 'A high-speed and multi-chip WTA/MAX circuit design based on averaged-value comparison approach'. Together they form a unique fingerprint.

  • Cite this