A high-speed rail-to-rail output buffer with push-pull dual-path and dynamic-bias for LCD driver ICs

Chien-Hung Tsai, Jia Hui Wang

Research output: Contribution to journalArticle

Abstract

The design of a low-power high-speed output buffer amplifier for driving the large column line loads of large-size TFT-LCDs is presented. The major circuit of the output buffer is a rail-to-rail current mirror amplifier which can control the class-AB output stage and auxiliary output stage at the same time; the proposed output buffer thus has a push-pull dual-path function for high-speed operation. Since a conventional class-AB output stage requires two bias voltages, the proposed output buffer provides two dynamic bias voltages to increase the transient response of the class-AB output stage. The two dynamic biases use only two transistors and do not increase the quiescent current. The proposed output buffer is implemented on standard 0.35 μm CMOS 2-poly 4-metal process technology and simulated using HSPICE. The power consumption is 23.1 μW, with settling times of 0.7 and 0.68 μs for rising and falling edges, respectively, under a 1000 pF load. The active area of the output buffer amplifier is only 48 9 48 μm2.

Original languageEnglish
Pages (from-to)303-310
Number of pages8
JournalAnalog Integrated Circuits and Signal Processing
Volume70
Issue number3
DOIs
Publication statusPublished - 2012 Jan 1

Fingerprint

Buffer amplifiers
Bias voltage
Liquid crystal displays
Rails
Buffers
Transient analysis
Transistors
Mirrors
Electric power utilization
Networks (circuits)
Metals

All Science Journal Classification (ASJC) codes

  • Signal Processing
  • Hardware and Architecture
  • Surfaces, Coatings and Films

Cite this

@article{0f9047948bdb46409fbf2be942313e49,
title = "A high-speed rail-to-rail output buffer with push-pull dual-path and dynamic-bias for LCD driver ICs",
abstract = "The design of a low-power high-speed output buffer amplifier for driving the large column line loads of large-size TFT-LCDs is presented. The major circuit of the output buffer is a rail-to-rail current mirror amplifier which can control the class-AB output stage and auxiliary output stage at the same time; the proposed output buffer thus has a push-pull dual-path function for high-speed operation. Since a conventional class-AB output stage requires two bias voltages, the proposed output buffer provides two dynamic bias voltages to increase the transient response of the class-AB output stage. The two dynamic biases use only two transistors and do not increase the quiescent current. The proposed output buffer is implemented on standard 0.35 μm CMOS 2-poly 4-metal process technology and simulated using HSPICE. The power consumption is 23.1 μW, with settling times of 0.7 and 0.68 μs for rising and falling edges, respectively, under a 1000 pF load. The active area of the output buffer amplifier is only 48 9 48 μm2.",
author = "Chien-Hung Tsai and Wang, {Jia Hui}",
year = "2012",
month = "1",
day = "1",
doi = "10.1007/s10470-011-9726-2",
language = "English",
volume = "70",
pages = "303--310",
journal = "Analog Integrated Circuits and Signal Processing",
issn = "0925-1030",
publisher = "Springer Netherlands",
number = "3",

}

A high-speed rail-to-rail output buffer with push-pull dual-path and dynamic-bias for LCD driver ICs. / Tsai, Chien-Hung; Wang, Jia Hui.

In: Analog Integrated Circuits and Signal Processing, Vol. 70, No. 3, 01.01.2012, p. 303-310.

Research output: Contribution to journalArticle

TY - JOUR

T1 - A high-speed rail-to-rail output buffer with push-pull dual-path and dynamic-bias for LCD driver ICs

AU - Tsai, Chien-Hung

AU - Wang, Jia Hui

PY - 2012/1/1

Y1 - 2012/1/1

N2 - The design of a low-power high-speed output buffer amplifier for driving the large column line loads of large-size TFT-LCDs is presented. The major circuit of the output buffer is a rail-to-rail current mirror amplifier which can control the class-AB output stage and auxiliary output stage at the same time; the proposed output buffer thus has a push-pull dual-path function for high-speed operation. Since a conventional class-AB output stage requires two bias voltages, the proposed output buffer provides two dynamic bias voltages to increase the transient response of the class-AB output stage. The two dynamic biases use only two transistors and do not increase the quiescent current. The proposed output buffer is implemented on standard 0.35 μm CMOS 2-poly 4-metal process technology and simulated using HSPICE. The power consumption is 23.1 μW, with settling times of 0.7 and 0.68 μs for rising and falling edges, respectively, under a 1000 pF load. The active area of the output buffer amplifier is only 48 9 48 μm2.

AB - The design of a low-power high-speed output buffer amplifier for driving the large column line loads of large-size TFT-LCDs is presented. The major circuit of the output buffer is a rail-to-rail current mirror amplifier which can control the class-AB output stage and auxiliary output stage at the same time; the proposed output buffer thus has a push-pull dual-path function for high-speed operation. Since a conventional class-AB output stage requires two bias voltages, the proposed output buffer provides two dynamic bias voltages to increase the transient response of the class-AB output stage. The two dynamic biases use only two transistors and do not increase the quiescent current. The proposed output buffer is implemented on standard 0.35 μm CMOS 2-poly 4-metal process technology and simulated using HSPICE. The power consumption is 23.1 μW, with settling times of 0.7 and 0.68 μs for rising and falling edges, respectively, under a 1000 pF load. The active area of the output buffer amplifier is only 48 9 48 μm2.

UR - http://www.scopus.com/inward/record.url?scp=84897572479&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=84897572479&partnerID=8YFLogxK

U2 - 10.1007/s10470-011-9726-2

DO - 10.1007/s10470-011-9726-2

M3 - Article

VL - 70

SP - 303

EP - 310

JO - Analog Integrated Circuits and Signal Processing

JF - Analog Integrated Circuits and Signal Processing

SN - 0925-1030

IS - 3

ER -