A low-cost bit-error-rate BIST circuit for high-speed ADCs based on gray coding

Ya Ting Shyu, Ying Zu Lin, Rong Sing Chu, Guan Ying Huang, Soon Jyh Chang

Research output: Contribution to journalArticlepeer-review


Real-time on-chip measurement of bit error rate (BER) for high-speed analog-to-digital converters (ADCs) does not only require expensive multi-port high-speed data acquisition equipment but also enormous post-processing. This paper proposes a low-cost built-in-self-test (BIST) circuit for high-speed ADC BER test. Conventionally, the calculation of BER requires a high-speed adder. The presented method takes the advantages of Gray coding and only needs simple logic circuits for BER evaluation. The prototype of the BIST circuit is fabricated along with a 5-bit high-speed flash ADC in a 90-nm CMOS process. The active area is only 90 μm × 70 μm and the average power consumption is around 0.3mW at 700MS/s. The measurement of the BIST circuit shows consistent results with the measurement by external data acquisition equipment.

Original languageEnglish
Pages (from-to)2415-2423
Number of pages9
JournalIEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences
Issue number12
Publication statusPublished - 2012 Dec

All Science Journal Classification (ASJC) codes

  • Signal Processing
  • Computer Graphics and Computer-Aided Design
  • Electrical and Electronic Engineering
  • Applied Mathematics


Dive into the research topics of 'A low-cost bit-error-rate BIST circuit for high-speed ADCs based on gray coding'. Together they form a unique fingerprint.

Cite this