A low power 20-GHz low-noise amplifier fabricated using 0.18-μm CMOS technology

J. X. Liu, H. C. Kuo, Y. K. Chu, J. F. Yeh, H. R. Chuang

Research output: Contribution to journalArticle

2 Citations (Scopus)

Abstract

A 20-GHz CMOS low-noise amplifier (LNA) fabricated with the 0.18 μm process is presented. This two-stage cascaded common source LNA exhibits low power consumption with a satisfying performance such as overall gain and noise figure (NF). The measurement is performed on-wafer. The 20-GHz LNA has demonstrated a 9.3 dB gain, a 4.4 dB NF, a -10 dBm input P1db and a 0.65 dBm IIP3. The power consumption is 9.6 mW from a 1.2 V power supply.

Original languageEnglish
Pages (from-to)423-426
Number of pages4
JournalMicrowave and Optical Technology Letters
Volume51
Issue number2
DOIs
Publication statusPublished - 2009 Feb 1

All Science Journal Classification (ASJC) codes

  • Electronic, Optical and Magnetic Materials
  • Atomic and Molecular Physics, and Optics
  • Condensed Matter Physics
  • Electrical and Electronic Engineering

Fingerprint Dive into the research topics of 'A low power 20-GHz low-noise amplifier fabricated using 0.18-μm CMOS technology'. Together they form a unique fingerprint.

  • Cite this