A low-power rail-to-rail 6-bit flash ADC based on a novel complementary average-value approach

Hui Chin Tseng, Chi Sheng Lin, Hsin Hung Ou, Bin Da Liu

Research output: Chapter in Book/Report/Conference proceedingConference contribution

4 Citations (Scopus)

Abstract

In this paper, a 6-bit 300-MSample/s(MS/s) flash analog-to-digital converter (ADC) with a novel complementary average-value (CAV) approach is proposed. Input signal is pre-processed and then steered to be compared with a fixed reference voltage level, which greatly simplifies the comparator design and thus power consumption is reduced. In addition, rail-to-rail input range can be achieved by the proposed CAV technique, and the offset as well as bubble errors can therefore be minimized as a result of similar operation condition arrangement of the comparators. Simulated with TSMC 1P5M 0.25 μm process parameters, the results show that INL < ±0.4 LSB and DNL < ±0.1 LSB, and SNDR of 32.7dB can be achieved. The converter consumes 35mW at 2.5 V power supply and the power efficiency of this converter is only 3.3pJ/conv-step which compares favorably with other published results.

Original languageEnglish
Title of host publicationProceedings of the 2004 International Symposium on Lower Power Electronics and Design, ISLPED'04
Pages252-256
Number of pages5
Publication statusPublished - 2004 Dec 1
EventProceedings of the 2004 International Symposium on Lower Power Electronics and Design, ISLPED'04 - Newport Beach, CA, United States
Duration: 2004 Aug 92004 Aug 11

Publication series

NameProceedings of the 2004 International Symposium on Lower Power Electronics and Design, ISLPED'04

Other

OtherProceedings of the 2004 International Symposium on Lower Power Electronics and Design, ISLPED'04
CountryUnited States
CityNewport Beach, CA
Period04-08-0904-08-11

Fingerprint

Digital to analog conversion
Rails
Electric power utilization
Electric potential

All Science Journal Classification (ASJC) codes

  • Engineering(all)

Cite this

Tseng, H. C., Lin, C. S., Ou, H. H., & Liu, B. D. (2004). A low-power rail-to-rail 6-bit flash ADC based on a novel complementary average-value approach. In Proceedings of the 2004 International Symposium on Lower Power Electronics and Design, ISLPED'04 (pp. 252-256). (Proceedings of the 2004 International Symposium on Lower Power Electronics and Design, ISLPED'04).
Tseng, Hui Chin ; Lin, Chi Sheng ; Ou, Hsin Hung ; Liu, Bin Da. / A low-power rail-to-rail 6-bit flash ADC based on a novel complementary average-value approach. Proceedings of the 2004 International Symposium on Lower Power Electronics and Design, ISLPED'04. 2004. pp. 252-256 (Proceedings of the 2004 International Symposium on Lower Power Electronics and Design, ISLPED'04).
@inproceedings{1f5f51c047e24737ab5e23cba1dff551,
title = "A low-power rail-to-rail 6-bit flash ADC based on a novel complementary average-value approach",
abstract = "In this paper, a 6-bit 300-MSample/s(MS/s) flash analog-to-digital converter (ADC) with a novel complementary average-value (CAV) approach is proposed. Input signal is pre-processed and then steered to be compared with a fixed reference voltage level, which greatly simplifies the comparator design and thus power consumption is reduced. In addition, rail-to-rail input range can be achieved by the proposed CAV technique, and the offset as well as bubble errors can therefore be minimized as a result of similar operation condition arrangement of the comparators. Simulated with TSMC 1P5M 0.25 μm process parameters, the results show that INL < ±0.4 LSB and DNL < ±0.1 LSB, and SNDR of 32.7dB can be achieved. The converter consumes 35mW at 2.5 V power supply and the power efficiency of this converter is only 3.3pJ/conv-step which compares favorably with other published results.",
author = "Tseng, {Hui Chin} and Lin, {Chi Sheng} and Ou, {Hsin Hung} and Liu, {Bin Da}",
year = "2004",
month = "12",
day = "1",
language = "English",
isbn = "1581139292",
series = "Proceedings of the 2004 International Symposium on Lower Power Electronics and Design, ISLPED'04",
pages = "252--256",
booktitle = "Proceedings of the 2004 International Symposium on Lower Power Electronics and Design, ISLPED'04",

}

Tseng, HC, Lin, CS, Ou, HH & Liu, BD 2004, A low-power rail-to-rail 6-bit flash ADC based on a novel complementary average-value approach. in Proceedings of the 2004 International Symposium on Lower Power Electronics and Design, ISLPED'04. Proceedings of the 2004 International Symposium on Lower Power Electronics and Design, ISLPED'04, pp. 252-256, Proceedings of the 2004 International Symposium on Lower Power Electronics and Design, ISLPED'04, Newport Beach, CA, United States, 04-08-09.

A low-power rail-to-rail 6-bit flash ADC based on a novel complementary average-value approach. / Tseng, Hui Chin; Lin, Chi Sheng; Ou, Hsin Hung; Liu, Bin Da.

Proceedings of the 2004 International Symposium on Lower Power Electronics and Design, ISLPED'04. 2004. p. 252-256 (Proceedings of the 2004 International Symposium on Lower Power Electronics and Design, ISLPED'04).

Research output: Chapter in Book/Report/Conference proceedingConference contribution

TY - GEN

T1 - A low-power rail-to-rail 6-bit flash ADC based on a novel complementary average-value approach

AU - Tseng, Hui Chin

AU - Lin, Chi Sheng

AU - Ou, Hsin Hung

AU - Liu, Bin Da

PY - 2004/12/1

Y1 - 2004/12/1

N2 - In this paper, a 6-bit 300-MSample/s(MS/s) flash analog-to-digital converter (ADC) with a novel complementary average-value (CAV) approach is proposed. Input signal is pre-processed and then steered to be compared with a fixed reference voltage level, which greatly simplifies the comparator design and thus power consumption is reduced. In addition, rail-to-rail input range can be achieved by the proposed CAV technique, and the offset as well as bubble errors can therefore be minimized as a result of similar operation condition arrangement of the comparators. Simulated with TSMC 1P5M 0.25 μm process parameters, the results show that INL < ±0.4 LSB and DNL < ±0.1 LSB, and SNDR of 32.7dB can be achieved. The converter consumes 35mW at 2.5 V power supply and the power efficiency of this converter is only 3.3pJ/conv-step which compares favorably with other published results.

AB - In this paper, a 6-bit 300-MSample/s(MS/s) flash analog-to-digital converter (ADC) with a novel complementary average-value (CAV) approach is proposed. Input signal is pre-processed and then steered to be compared with a fixed reference voltage level, which greatly simplifies the comparator design and thus power consumption is reduced. In addition, rail-to-rail input range can be achieved by the proposed CAV technique, and the offset as well as bubble errors can therefore be minimized as a result of similar operation condition arrangement of the comparators. Simulated with TSMC 1P5M 0.25 μm process parameters, the results show that INL < ±0.4 LSB and DNL < ±0.1 LSB, and SNDR of 32.7dB can be achieved. The converter consumes 35mW at 2.5 V power supply and the power efficiency of this converter is only 3.3pJ/conv-step which compares favorably with other published results.

UR - http://www.scopus.com/inward/record.url?scp=16244418390&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=16244418390&partnerID=8YFLogxK

M3 - Conference contribution

AN - SCOPUS:16244418390

SN - 1581139292

T3 - Proceedings of the 2004 International Symposium on Lower Power Electronics and Design, ISLPED'04

SP - 252

EP - 256

BT - Proceedings of the 2004 International Symposium on Lower Power Electronics and Design, ISLPED'04

ER -

Tseng HC, Lin CS, Ou HH, Liu BD. A low-power rail-to-rail 6-bit flash ADC based on a novel complementary average-value approach. In Proceedings of the 2004 International Symposium on Lower Power Electronics and Design, ISLPED'04. 2004. p. 252-256. (Proceedings of the 2004 International Symposium on Lower Power Electronics and Design, ISLPED'04).