A Low-Power Rail-to-Rail 6-bit Flash ADC Based on a Novel Complementary Average-Value Approach

Hui Chin Tseng, Chi Sheng Lin, Hsin Hung Ou, Bin-Da Liu

Research output: Contribution to journalConference article

1 Citation (Scopus)

Abstract

In this paper, a 6-bit 300-MSample/s(MS/s) flash analog-to-digital converter (ADC) with a novel complementary average-value (CAV) approach is proposed. Input signal is pre-processed and then steered to be compared with a fixed reference voltage level, which greatly simplifies the comparator design and thus power consumption is reduced. In addition, rail-to-rail input range can be achieved by the proposed CAV technique, and the offset as well as bubble errors can therefore be minimized as a result of similar operation condition arrangement of the comparators. Simulated with TSMC 1P5M 0.25 μm process parameters, the results show that INL < ±0.4 LSB and DNL < ±0.1 LSB, and SNDR of 32.7dB can be achieved. The converter consumes 35mW at 2.5 V power supply and the power efficiency of this converter is only 3.3pJ/conv-step which compares favorably with other published results.

Original languageEnglish
Article number1349346
Pages (from-to)252-256
Number of pages5
JournalProceedings of the International Symposium on Low Power Electronics and Design
Volume2004-January
Issue numberJanuary
DOIs
Publication statusPublished - 2004 Jan 1
Event2004 International Symposium on Low Power Electronics and Design, ISLPED 2004 - Newport Beach, United States
Duration: 2004 Aug 92004 Aug 11

Fingerprint

Digital to analog conversion
Rails
Electric power utilization
Electric potential

All Science Journal Classification (ASJC) codes

  • Engineering(all)

Cite this

Tseng, Hui Chin ; Lin, Chi Sheng ; Ou, Hsin Hung ; Liu, Bin-Da. / A Low-Power Rail-to-Rail 6-bit Flash ADC Based on a Novel Complementary Average-Value Approach. In: Proceedings of the International Symposium on Low Power Electronics and Design. 2004 ; Vol. 2004-January, No. January. pp. 252-256.
@article{deff90d3aef8495e8f119014136830e4,
title = "A Low-Power Rail-to-Rail 6-bit Flash ADC Based on a Novel Complementary Average-Value Approach",
abstract = "In this paper, a 6-bit 300-MSample/s(MS/s) flash analog-to-digital converter (ADC) with a novel complementary average-value (CAV) approach is proposed. Input signal is pre-processed and then steered to be compared with a fixed reference voltage level, which greatly simplifies the comparator design and thus power consumption is reduced. In addition, rail-to-rail input range can be achieved by the proposed CAV technique, and the offset as well as bubble errors can therefore be minimized as a result of similar operation condition arrangement of the comparators. Simulated with TSMC 1P5M 0.25 μm process parameters, the results show that INL < ±0.4 LSB and DNL < ±0.1 LSB, and SNDR of 32.7dB can be achieved. The converter consumes 35mW at 2.5 V power supply and the power efficiency of this converter is only 3.3pJ/conv-step which compares favorably with other published results.",
author = "Tseng, {Hui Chin} and Lin, {Chi Sheng} and Ou, {Hsin Hung} and Bin-Da Liu",
year = "2004",
month = "1",
day = "1",
doi = "10.1109/LPE.2004.241033",
language = "English",
volume = "2004-January",
pages = "252--256",
journal = "Proceedings of the International Symposium on Low Power Electronics and Design",
issn = "1533-4678",
number = "January",

}

A Low-Power Rail-to-Rail 6-bit Flash ADC Based on a Novel Complementary Average-Value Approach. / Tseng, Hui Chin; Lin, Chi Sheng; Ou, Hsin Hung; Liu, Bin-Da.

In: Proceedings of the International Symposium on Low Power Electronics and Design, Vol. 2004-January, No. January, 1349346, 01.01.2004, p. 252-256.

Research output: Contribution to journalConference article

TY - JOUR

T1 - A Low-Power Rail-to-Rail 6-bit Flash ADC Based on a Novel Complementary Average-Value Approach

AU - Tseng, Hui Chin

AU - Lin, Chi Sheng

AU - Ou, Hsin Hung

AU - Liu, Bin-Da

PY - 2004/1/1

Y1 - 2004/1/1

N2 - In this paper, a 6-bit 300-MSample/s(MS/s) flash analog-to-digital converter (ADC) with a novel complementary average-value (CAV) approach is proposed. Input signal is pre-processed and then steered to be compared with a fixed reference voltage level, which greatly simplifies the comparator design and thus power consumption is reduced. In addition, rail-to-rail input range can be achieved by the proposed CAV technique, and the offset as well as bubble errors can therefore be minimized as a result of similar operation condition arrangement of the comparators. Simulated with TSMC 1P5M 0.25 μm process parameters, the results show that INL < ±0.4 LSB and DNL < ±0.1 LSB, and SNDR of 32.7dB can be achieved. The converter consumes 35mW at 2.5 V power supply and the power efficiency of this converter is only 3.3pJ/conv-step which compares favorably with other published results.

AB - In this paper, a 6-bit 300-MSample/s(MS/s) flash analog-to-digital converter (ADC) with a novel complementary average-value (CAV) approach is proposed. Input signal is pre-processed and then steered to be compared with a fixed reference voltage level, which greatly simplifies the comparator design and thus power consumption is reduced. In addition, rail-to-rail input range can be achieved by the proposed CAV technique, and the offset as well as bubble errors can therefore be minimized as a result of similar operation condition arrangement of the comparators. Simulated with TSMC 1P5M 0.25 μm process parameters, the results show that INL < ±0.4 LSB and DNL < ±0.1 LSB, and SNDR of 32.7dB can be achieved. The converter consumes 35mW at 2.5 V power supply and the power efficiency of this converter is only 3.3pJ/conv-step which compares favorably with other published results.

UR - http://www.scopus.com/inward/record.url?scp=84932174215&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=84932174215&partnerID=8YFLogxK

U2 - 10.1109/LPE.2004.241033

DO - 10.1109/LPE.2004.241033

M3 - Conference article

AN - SCOPUS:84932174215

VL - 2004-January

SP - 252

EP - 256

JO - Proceedings of the International Symposium on Low Power Electronics and Design

JF - Proceedings of the International Symposium on Low Power Electronics and Design

SN - 1533-4678

IS - January

M1 - 1349346

ER -