A modular current-mode classifier circuit for template matching application

Bin Da Liu; Chuen Yau Chen; Ju Ying Tsao

doi:10.1109/82.823544

A modular current-mode classifier circuit for template matching application

Bin Da Liu, Chuen Yau Chen, Ju Ying Tsao

Department of Electrical Engineering

Research output: Contribution to journal › Article › peer-review

33 Citations (Scopus)

Abstract

In this brief, a current-mode Euclidean distance calculator circuit is proposed to play the role of a classifier. This classifier circuit is designed based on a subtracter circuit, an absoluter circuit, a squarer/divider circuit, and a square-rooter/multiplier circuit. The modular design of this classifier allows it to be easily extended for classification application with more input dimensions by doing some proper signal-scaling work due to the dynamic range limited by the square-rooter/multiplier circuit. This classifier circuit has been fabricated with a 0.6-/Ltm single-polysilicon double-metal CMOS process. Both simulation results and measurements of the implemented chip are presented to confirm the function of this classifier.

Original language	English
Pages (from-to)	145-151
Number of pages	7
Journal	IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing
Volume	47
Issue number	2
DOIs	https://doi.org/10.1109/82.823544
Publication status	Published - 2000 Dec 1

All Science Journal Classification (ASJC) codes

Signal Processing
Electrical and Electronic Engineering

Access to Document

10.1109/82.823544

Fingerprint Dive into the research topics of 'A modular current-mode classifier circuit for template matching application'. Together they form a unique fingerprint.

Cite this

@article{e291959485564699860cc0889228898a,

title = "A modular current-mode classifier circuit for template matching application",

abstract = "In this brief, a current-mode Euclidean distance calculator circuit is proposed to play the role of a classifier. This classifier circuit is designed based on a subtracter circuit, an absoluter circuit, a squarer/divider circuit, and a square-rooter/multiplier circuit. The modular design of this classifier allows it to be easily extended for classification application with more input dimensions by doing some proper signal-scaling work due to the dynamic range limited by the square-rooter/multiplier circuit. This classifier circuit has been fabricated with a 0.6-/Ltm single-polysilicon double-metal CMOS process. Both simulation results and measurements of the implemented chip are presented to confirm the function of this classifier.",

author = "Liu, {Bin Da} and Chen, {Chuen Yau} and Tsao, {Ju Ying}",

year = "2000",

month = dec,

day = "1",

doi = "10.1109/82.823544",

language = "English",

volume = "47",

pages = "145--151",

journal = "IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing",

issn = "1057-7130",

publisher = "Institute of Electrical and Electronics Engineers Inc.",

number = "2",

}

TY - JOUR

T1 - A modular current-mode classifier circuit for template matching application

AU - Liu, Bin Da

AU - Chen, Chuen Yau

AU - Tsao, Ju Ying

PY - 2000/12/1

Y1 - 2000/12/1

N2 - In this brief, a current-mode Euclidean distance calculator circuit is proposed to play the role of a classifier. This classifier circuit is designed based on a subtracter circuit, an absoluter circuit, a squarer/divider circuit, and a square-rooter/multiplier circuit. The modular design of this classifier allows it to be easily extended for classification application with more input dimensions by doing some proper signal-scaling work due to the dynamic range limited by the square-rooter/multiplier circuit. This classifier circuit has been fabricated with a 0.6-/Ltm single-polysilicon double-metal CMOS process. Both simulation results and measurements of the implemented chip are presented to confirm the function of this classifier.

AB - In this brief, a current-mode Euclidean distance calculator circuit is proposed to play the role of a classifier. This classifier circuit is designed based on a subtracter circuit, an absoluter circuit, a squarer/divider circuit, and a square-rooter/multiplier circuit. The modular design of this classifier allows it to be easily extended for classification application with more input dimensions by doing some proper signal-scaling work due to the dynamic range limited by the square-rooter/multiplier circuit. This classifier circuit has been fabricated with a 0.6-/Ltm single-polysilicon double-metal CMOS process. Both simulation results and measurements of the implemented chip are presented to confirm the function of this classifier.

UR - http://www.scopus.com/inward/record.url?scp=0033888747&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=0033888747&partnerID=8YFLogxK

U2 - 10.1109/82.823544

DO - 10.1109/82.823544

M3 - Article

AN - SCOPUS:0033888747

VL - 47

SP - 145

EP - 151

JO - IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing

JF - IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing

SN - 1057-7130

IS - 2

ER -