A new algorithm for PLA output phase optimization

Bin-Da Liu, L. Y. Wang, J. F. Wang

Research output: Contribution to conferencePaper

1 Citation (Scopus)

Abstract

The major problem in output phase optimization for PLA layout minimization is the reduction of the time for generating and minimizing the so-called double-phase characteristic function. A novel algorithm based on the concept of common complement set and separation theorem is proposed to handle this problem. Experimental results show that this method is quite efficient.

Original languageEnglish
Pages1053-1056
Number of pages4
Publication statusPublished - 1989 Dec 1
EventProceedings of the 32nd Midwest Symposium on Circuits and Systems Part 2 (of 2) - Champaign, IL, USA
Duration: 1989 Aug 141989 Aug 16

Other

OtherProceedings of the 32nd Midwest Symposium on Circuits and Systems Part 2 (of 2)
CityChampaign, IL, USA
Period89-08-1489-08-16

All Science Journal Classification (ASJC) codes

  • Electronic, Optical and Magnetic Materials
  • Electrical and Electronic Engineering

Cite this

Liu, B-D., Wang, L. Y., & Wang, J. F. (1989). A new algorithm for PLA output phase optimization. 1053-1056. Paper presented at Proceedings of the 32nd Midwest Symposium on Circuits and Systems Part 2 (of 2), Champaign, IL, USA, .
Liu, Bin-Da ; Wang, L. Y. ; Wang, J. F. / A new algorithm for PLA output phase optimization. Paper presented at Proceedings of the 32nd Midwest Symposium on Circuits and Systems Part 2 (of 2), Champaign, IL, USA, .4 p.
@conference{7b7dde88e84240fc843a16c6132b5a89,
title = "A new algorithm for PLA output phase optimization",
abstract = "The major problem in output phase optimization for PLA layout minimization is the reduction of the time for generating and minimizing the so-called double-phase characteristic function. A novel algorithm based on the concept of common complement set and separation theorem is proposed to handle this problem. Experimental results show that this method is quite efficient.",
author = "Bin-Da Liu and Wang, {L. Y.} and Wang, {J. F.}",
year = "1989",
month = "12",
day = "1",
language = "English",
pages = "1053--1056",
note = "Proceedings of the 32nd Midwest Symposium on Circuits and Systems Part 2 (of 2) ; Conference date: 14-08-1989 Through 16-08-1989",

}

Liu, B-D, Wang, LY & Wang, JF 1989, 'A new algorithm for PLA output phase optimization', Paper presented at Proceedings of the 32nd Midwest Symposium on Circuits and Systems Part 2 (of 2), Champaign, IL, USA, 89-08-14 - 89-08-16 pp. 1053-1056.

A new algorithm for PLA output phase optimization. / Liu, Bin-Da; Wang, L. Y.; Wang, J. F.

1989. 1053-1056 Paper presented at Proceedings of the 32nd Midwest Symposium on Circuits and Systems Part 2 (of 2), Champaign, IL, USA, .

Research output: Contribution to conferencePaper

TY - CONF

T1 - A new algorithm for PLA output phase optimization

AU - Liu, Bin-Da

AU - Wang, L. Y.

AU - Wang, J. F.

PY - 1989/12/1

Y1 - 1989/12/1

N2 - The major problem in output phase optimization for PLA layout minimization is the reduction of the time for generating and minimizing the so-called double-phase characteristic function. A novel algorithm based on the concept of common complement set and separation theorem is proposed to handle this problem. Experimental results show that this method is quite efficient.

AB - The major problem in output phase optimization for PLA layout minimization is the reduction of the time for generating and minimizing the so-called double-phase characteristic function. A novel algorithm based on the concept of common complement set and separation theorem is proposed to handle this problem. Experimental results show that this method is quite efficient.

UR - http://www.scopus.com/inward/record.url?scp=0024919252&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=0024919252&partnerID=8YFLogxK

M3 - Paper

AN - SCOPUS:0024919252

SP - 1053

EP - 1056

ER -

Liu B-D, Wang LY, Wang JF. A new algorithm for PLA output phase optimization. 1989. Paper presented at Proceedings of the 32nd Midwest Symposium on Circuits and Systems Part 2 (of 2), Champaign, IL, USA, .