A new noise margin and average static power model for junctionless double-gate FETs (JLDGFET) working in subthreshold logic gate

Te Kuang Chiang, Chen Chih Yo, Hong Wun Gao, Yeong Her Wang

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Fingerprint Dive into the research topics of 'A new noise margin and average static power model for junctionless double-gate FETs (JLDGFET) working in subthreshold logic gate'. Together they form a unique fingerprint.

Chemical Compounds

Engineering & Materials Science