A power-efficient pulse-based in-situ timing error predictor for PVT-variation sensitive circuits

Lih-Yih Chiou; Chi Ray Huang; Ming Hung Wu

doi:10.1109/ISCAS.2014.6865360

A power-efficient pulse-based in-situ timing error predictor for PVT-variation sensitive circuits

Lih-Yih Chiou, Chi Ray Huang, Ming Hung Wu

Department of Electrical Engineering

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution

3 Citations (Scopus)

Abstract

Adaptive design is one of the most promising approaches for mitigating the large design margin used by dynamically scaling the supply voltage and frequency of integrated circuits. A low cost and power efficient variation detection circuit is one of the critical components intended to achieve the goal of adaptive control. In this paper, we proposed a pulse-based timing error prediction mechanism that can minimize safety margins with low design overhead. When compared with the conventional canary-based circuit technique, 28.7% power reduction is achieved under 50% data activity. Moreover, an average of 48.3% power reduction is obtained across different process corners at ultra-low voltage regime as compared to the worst case design.

Original language	English
Title of host publication	2014 IEEE International Symposium on Circuits and Systems, ISCAS 2014
Publisher	Institute of Electrical and Electronics Engineers Inc.
Pages	1215-1218
Number of pages	4
ISBN (Print)	9781479934324
DOIs	https://doi.org/10.1109/ISCAS.2014.6865360
Publication status	Published - 2014 Jan 1
Event	2014 IEEE International Symposium on Circuits and Systems, ISCAS 2014 - Melbourne, VIC, Australia Duration: 2014 Jun 1 → 2014 Jun 5

Publication series

Name	Proceedings - IEEE International Symposium on Circuits and Systems
ISSN (Print)	0271-4310

Other

Other	2014 IEEE International Symposium on Circuits and Systems, ISCAS 2014
Country/Territory	Australia
City	Melbourne, VIC
Period	14-06-01 → 14-06-05

All Science Journal Classification (ASJC) codes

Electrical and Electronic Engineering

Access to Document

10.1109/ISCAS.2014.6865360

Cite this

Chiou, L-Y., Huang, C. R., & Wu, M. H. (2014). A power-efficient pulse-based in-situ timing error predictor for PVT-variation sensitive circuits. In 2014 IEEE International Symposium on Circuits and Systems, ISCAS 2014 (pp. 1215-1218). [6865360] (Proceedings - IEEE International Symposium on Circuits and Systems). Institute of Electrical and Electronics Engineers Inc.. https://doi.org/10.1109/ISCAS.2014.6865360

@inproceedings{e0bd1a4d443241aa9e356eb5da6734d1,

title = "A power-efficient pulse-based in-situ timing error predictor for PVT-variation sensitive circuits",

abstract = "Adaptive design is one of the most promising approaches for mitigating the large design margin used by dynamically scaling the supply voltage and frequency of integrated circuits. A low cost and power efficient variation detection circuit is one of the critical components intended to achieve the goal of adaptive control. In this paper, we proposed a pulse-based timing error prediction mechanism that can minimize safety margins with low design overhead. When compared with the conventional canary-based circuit technique, 28.7% power reduction is achieved under 50% data activity. Moreover, an average of 48.3% power reduction is obtained across different process corners at ultra-low voltage regime as compared to the worst case design.",

author = "Lih-Yih Chiou and Huang, {Chi Ray} and Wu, {Ming Hung}",

year = "2014",

month = jan,

day = "1",

doi = "10.1109/ISCAS.2014.6865360",

language = "English",

isbn = "9781479934324",

series = "Proceedings - IEEE International Symposium on Circuits and Systems",

publisher = "Institute of Electrical and Electronics Engineers Inc.",

pages = "1215--1218",

booktitle = "2014 IEEE International Symposium on Circuits and Systems, ISCAS 2014",

address = "United States",

note = "2014 IEEE International Symposium on Circuits and Systems, ISCAS 2014 ; Conference date: 01-06-2014 Through 05-06-2014",

}

Chiou, L-Y, Huang, CR & Wu, MH 2014, A power-efficient pulse-based in-situ timing error predictor for PVT-variation sensitive circuits. in 2014 IEEE International Symposium on Circuits and Systems, ISCAS 2014., 6865360, Proceedings - IEEE International Symposium on Circuits and Systems, Institute of Electrical and Electronics Engineers Inc., pp. 1215-1218, 2014 IEEE International Symposium on Circuits and Systems, ISCAS 2014, Melbourne, VIC, Australia, 14-06-01. https://doi.org/10.1109/ISCAS.2014.6865360

A power-efficient pulse-based in-situ timing error predictor for PVT-variation sensitive circuits. / Chiou, Lih-Yih; Huang, Chi Ray; Wu, Ming Hung.

2014 IEEE International Symposium on Circuits and Systems, ISCAS 2014. Institute of Electrical and Electronics Engineers Inc., 2014. p. 1215-1218 6865360 (Proceedings - IEEE International Symposium on Circuits and Systems).

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution

TY - GEN

T1 - A power-efficient pulse-based in-situ timing error predictor for PVT-variation sensitive circuits

AU - Chiou, Lih-Yih

AU - Huang, Chi Ray

AU - Wu, Ming Hung

PY - 2014/1/1

Y1 - 2014/1/1

N2 - Adaptive design is one of the most promising approaches for mitigating the large design margin used by dynamically scaling the supply voltage and frequency of integrated circuits. A low cost and power efficient variation detection circuit is one of the critical components intended to achieve the goal of adaptive control. In this paper, we proposed a pulse-based timing error prediction mechanism that can minimize safety margins with low design overhead. When compared with the conventional canary-based circuit technique, 28.7% power reduction is achieved under 50% data activity. Moreover, an average of 48.3% power reduction is obtained across different process corners at ultra-low voltage regime as compared to the worst case design.

AB - Adaptive design is one of the most promising approaches for mitigating the large design margin used by dynamically scaling the supply voltage and frequency of integrated circuits. A low cost and power efficient variation detection circuit is one of the critical components intended to achieve the goal of adaptive control. In this paper, we proposed a pulse-based timing error prediction mechanism that can minimize safety margins with low design overhead. When compared with the conventional canary-based circuit technique, 28.7% power reduction is achieved under 50% data activity. Moreover, an average of 48.3% power reduction is obtained across different process corners at ultra-low voltage regime as compared to the worst case design.

UR - http://www.scopus.com/inward/record.url?scp=84907412293&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=84907412293&partnerID=8YFLogxK

U2 - 10.1109/ISCAS.2014.6865360

DO - 10.1109/ISCAS.2014.6865360

M3 - Conference contribution

AN - SCOPUS:84907412293

SN - 9781479934324

T3 - Proceedings - IEEE International Symposium on Circuits and Systems

SP - 1215

EP - 1218

BT - 2014 IEEE International Symposium on Circuits and Systems, ISCAS 2014

PB - Institute of Electrical and Electronics Engineers Inc.

T2 - 2014 IEEE International Symposium on Circuits and Systems, ISCAS 2014

Y2 - 1 June 2014 through 5 June 2014

ER -

Chiou L-Y, Huang CR, Wu MH. A power-efficient pulse-based in-situ timing error predictor for PVT-variation sensitive circuits. In 2014 IEEE International Symposium on Circuits and Systems, ISCAS 2014. Institute of Electrical and Electronics Engineers Inc. 2014. p. 1215-1218. 6865360. (Proceedings - IEEE International Symposium on Circuits and Systems). https://doi.org/10.1109/ISCAS.2014.6865360

A power-efficient pulse-based in-situ timing error predictor for PVT-variation sensitive circuits

Abstract

Publication series

Other

All Science Journal Classification (ASJC) codes

Access to Document

Other files and links

Fingerprint

Cite this