A power-efficient sizing methodology of SAR ADCs

Chun Po Huang, Soon Jyh Chang, Guan Ying Huang, Cheng Wu Lin

Research output: Contribution to conferencePaper

2 Citations (Scopus)

Abstract

Analog-to-digital converter (ADC) is a vital component for modern electronic systems, but designing an ADC usually takes much time and effort. Though several synthesis methods have been presented for analog circuits, there exists limited works focusing on ADC design automation. In this paper, we propose a systematic sizing methodology to minimize the power consumption for successive approximation register (SAR) ADCs in transistor level. This method manipulates the characteristics of SAR ADC to develop an efficient searching algorithm for shortening the sizing time. The time complexity of our method is O(2 log 2 S), where jSj is the number of candidates in the searching space. According to the proposed sizing flow, we develop a sizing tool which is independent of manufacturing process and is able to minimize power consumption for SAR ADCs. By using the developed sizing tool, a proof-of-concept prototype was carried out within only 15 minutes and fabricated in a 1P4M 0.11μm process. The measurement results show the prototype demonstrates a high competitiveness compared to other state-of-the-art works on performance and power efficiency.

Original languageEnglish
Pages365-368
Number of pages4
DOIs
Publication statusPublished - 2012 Sep 28
Event2012 IEEE International Symposium on Circuits and Systems, ISCAS 2012 - Seoul, Korea, Republic of
Duration: 2012 May 202012 May 23

Other

Other2012 IEEE International Symposium on Circuits and Systems, ISCAS 2012
CountryKorea, Republic of
CitySeoul
Period12-05-2012-05-23

Fingerprint

Digital to analog conversion
Electric power utilization
Analog circuits
Transistors
Automation

All Science Journal Classification (ASJC) codes

  • Hardware and Architecture
  • Electrical and Electronic Engineering

Cite this

Huang, C. P., Chang, S. J., Huang, G. Y., & Lin, C. W. (2012). A power-efficient sizing methodology of SAR ADCs. 365-368. Paper presented at 2012 IEEE International Symposium on Circuits and Systems, ISCAS 2012, Seoul, Korea, Republic of. https://doi.org/10.1109/ISCAS.2012.6272037
Huang, Chun Po ; Chang, Soon Jyh ; Huang, Guan Ying ; Lin, Cheng Wu. / A power-efficient sizing methodology of SAR ADCs. Paper presented at 2012 IEEE International Symposium on Circuits and Systems, ISCAS 2012, Seoul, Korea, Republic of.4 p.
@conference{90794ac575924584a8fe8e73b01c8539,
title = "A power-efficient sizing methodology of SAR ADCs",
abstract = "Analog-to-digital converter (ADC) is a vital component for modern electronic systems, but designing an ADC usually takes much time and effort. Though several synthesis methods have been presented for analog circuits, there exists limited works focusing on ADC design automation. In this paper, we propose a systematic sizing methodology to minimize the power consumption for successive approximation register (SAR) ADCs in transistor level. This method manipulates the characteristics of SAR ADC to develop an efficient searching algorithm for shortening the sizing time. The time complexity of our method is O(2 log 2 S), where jSj is the number of candidates in the searching space. According to the proposed sizing flow, we develop a sizing tool which is independent of manufacturing process and is able to minimize power consumption for SAR ADCs. By using the developed sizing tool, a proof-of-concept prototype was carried out within only 15 minutes and fabricated in a 1P4M 0.11μm process. The measurement results show the prototype demonstrates a high competitiveness compared to other state-of-the-art works on performance and power efficiency.",
author = "Huang, {Chun Po} and Chang, {Soon Jyh} and Huang, {Guan Ying} and Lin, {Cheng Wu}",
year = "2012",
month = "9",
day = "28",
doi = "10.1109/ISCAS.2012.6272037",
language = "English",
pages = "365--368",
note = "2012 IEEE International Symposium on Circuits and Systems, ISCAS 2012 ; Conference date: 20-05-2012 Through 23-05-2012",

}

Huang, CP, Chang, SJ, Huang, GY & Lin, CW 2012, 'A power-efficient sizing methodology of SAR ADCs', Paper presented at 2012 IEEE International Symposium on Circuits and Systems, ISCAS 2012, Seoul, Korea, Republic of, 12-05-20 - 12-05-23 pp. 365-368. https://doi.org/10.1109/ISCAS.2012.6272037

A power-efficient sizing methodology of SAR ADCs. / Huang, Chun Po; Chang, Soon Jyh; Huang, Guan Ying; Lin, Cheng Wu.

2012. 365-368 Paper presented at 2012 IEEE International Symposium on Circuits and Systems, ISCAS 2012, Seoul, Korea, Republic of.

Research output: Contribution to conferencePaper

TY - CONF

T1 - A power-efficient sizing methodology of SAR ADCs

AU - Huang, Chun Po

AU - Chang, Soon Jyh

AU - Huang, Guan Ying

AU - Lin, Cheng Wu

PY - 2012/9/28

Y1 - 2012/9/28

N2 - Analog-to-digital converter (ADC) is a vital component for modern electronic systems, but designing an ADC usually takes much time and effort. Though several synthesis methods have been presented for analog circuits, there exists limited works focusing on ADC design automation. In this paper, we propose a systematic sizing methodology to minimize the power consumption for successive approximation register (SAR) ADCs in transistor level. This method manipulates the characteristics of SAR ADC to develop an efficient searching algorithm for shortening the sizing time. The time complexity of our method is O(2 log 2 S), where jSj is the number of candidates in the searching space. According to the proposed sizing flow, we develop a sizing tool which is independent of manufacturing process and is able to minimize power consumption for SAR ADCs. By using the developed sizing tool, a proof-of-concept prototype was carried out within only 15 minutes and fabricated in a 1P4M 0.11μm process. The measurement results show the prototype demonstrates a high competitiveness compared to other state-of-the-art works on performance and power efficiency.

AB - Analog-to-digital converter (ADC) is a vital component for modern electronic systems, but designing an ADC usually takes much time and effort. Though several synthesis methods have been presented for analog circuits, there exists limited works focusing on ADC design automation. In this paper, we propose a systematic sizing methodology to minimize the power consumption for successive approximation register (SAR) ADCs in transistor level. This method manipulates the characteristics of SAR ADC to develop an efficient searching algorithm for shortening the sizing time. The time complexity of our method is O(2 log 2 S), where jSj is the number of candidates in the searching space. According to the proposed sizing flow, we develop a sizing tool which is independent of manufacturing process and is able to minimize power consumption for SAR ADCs. By using the developed sizing tool, a proof-of-concept prototype was carried out within only 15 minutes and fabricated in a 1P4M 0.11μm process. The measurement results show the prototype demonstrates a high competitiveness compared to other state-of-the-art works on performance and power efficiency.

UR - http://www.scopus.com/inward/record.url?scp=84866610070&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=84866610070&partnerID=8YFLogxK

U2 - 10.1109/ISCAS.2012.6272037

DO - 10.1109/ISCAS.2012.6272037

M3 - Paper

AN - SCOPUS:84866610070

SP - 365

EP - 368

ER -

Huang CP, Chang SJ, Huang GY, Lin CW. A power-efficient sizing methodology of SAR ADCs. 2012. Paper presented at 2012 IEEE International Symposium on Circuits and Systems, ISCAS 2012, Seoul, Korea, Republic of. https://doi.org/10.1109/ISCAS.2012.6272037