A Practical Current Sensing Technique for iddqtesting

Jing Jou Tang, Kuen Jong Lee, Bin Da Liu

Research output: Contribution to journalArticlepeer-review

41 Citations (Scopus)


In this paper, a practical design for built-in current sensors (BICS’s) is proposed. This scheme can execute current testing during the normal circuit operation with very small impact on the performance of the circuit under test (CUT). In addition, scalable resolutions and no external voltage/current reference make this design more effective and efficient than previous designs. Moreover this scheme can be used to monitor the current-related faults of both CMOS and non-CMOS circuits. Thus it is highly suitable for design for testability (DFT) on a multiple-chip module (MCM) or to be the current monitor on the test fixture under the quality test action group (QTAG) standard [1].

Original languageEnglish
Pages (from-to)302-310
Number of pages9
JournalIEEE Transactions on Very Large Scale Integration (VLSI) Systems
Issue number2
Publication statusPublished - 1995 Jun

All Science Journal Classification (ASJC) codes

  • Software
  • Hardware and Architecture
  • Electrical and Electronic Engineering


Dive into the research topics of 'A Practical Current Sensing Technique for iddqtesting'. Together they form a unique fingerprint.

Cite this