A Processor and Cache Online Self-Testing Methodology for OS-Managed Platform

Ching Wen Lin, Chung Ho Chen

Research output: Contribution to journalArticle

1 Citation (Scopus)

Abstract

Software-based self-test (SBST) is an effective method to detect operational faults of a processor system. We propose an architectural approach to support high fault-coverage online SBST: Processor Shield, which tackles the difficult-to-test issues raised due to the protection of an operating system. The processor shield, including a software framework and design for testing hardware, creates an online self-testing environment without influencing other processes and on-bus devices even if the SBST fails. We present a case study that demonstrates SBST executions under Linux kernel on an ARMv5-compatible processor system. For CPU testing, the stuck-at fault coverage is over 99% while the transition fault coverage is higher than 93%. For cache control logic testing, the stuck-at fault coverage is over 99% while the transition fault coverage is higher than 95%. For RAM module testing, the fault coverage is nearly 100%. Cache SBSTs finish in a context-switch interval of less than 4 ms while CPU SBST finishes in less than 8 ms for 1-GHz clock. The hardware overhead of the processor shield is only 0.494% of the whole processor area. We also present an SBST-dynamic voltage and frequency scaling application that calibrates the dynamic minimal guardbands and helps achieving lower power consumption and mitigating transistor-aging effect.

Original languageEnglish
Article number7924426
Pages (from-to)2346-2359
Number of pages14
JournalIEEE Transactions on Very Large Scale Integration (VLSI) Systems
Volume25
Issue number8
DOIs
Publication statusPublished - 2017 Aug

Fingerprint

Testing
Program processors
Hardware
Random access storage
Clocks
Transistors
Computer systems
Electric power utilization
Aging of materials
Switches
Voltage scaling
Dynamic frequency scaling
Linux

All Science Journal Classification (ASJC) codes

  • Software
  • Hardware and Architecture
  • Electrical and Electronic Engineering

Cite this

@article{6f6797478cfe40778f90a8bf68ec99cc,
title = "A Processor and Cache Online Self-Testing Methodology for OS-Managed Platform",
abstract = "Software-based self-test (SBST) is an effective method to detect operational faults of a processor system. We propose an architectural approach to support high fault-coverage online SBST: Processor Shield, which tackles the difficult-to-test issues raised due to the protection of an operating system. The processor shield, including a software framework and design for testing hardware, creates an online self-testing environment without influencing other processes and on-bus devices even if the SBST fails. We present a case study that demonstrates SBST executions under Linux kernel on an ARMv5-compatible processor system. For CPU testing, the stuck-at fault coverage is over 99{\%} while the transition fault coverage is higher than 93{\%}. For cache control logic testing, the stuck-at fault coverage is over 99{\%} while the transition fault coverage is higher than 95{\%}. For RAM module testing, the fault coverage is nearly 100{\%}. Cache SBSTs finish in a context-switch interval of less than 4 ms while CPU SBST finishes in less than 8 ms for 1-GHz clock. The hardware overhead of the processor shield is only 0.494{\%} of the whole processor area. We also present an SBST-dynamic voltage and frequency scaling application that calibrates the dynamic minimal guardbands and helps achieving lower power consumption and mitigating transistor-aging effect.",
author = "Lin, {Ching Wen} and Chen, {Chung Ho}",
year = "2017",
month = "8",
doi = "10.1109/TVLSI.2017.2698506",
language = "English",
volume = "25",
pages = "2346--2359",
journal = "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
issn = "1063-8210",
publisher = "Institute of Electrical and Electronics Engineers Inc.",
number = "8",

}

A Processor and Cache Online Self-Testing Methodology for OS-Managed Platform. / Lin, Ching Wen; Chen, Chung Ho.

In: IEEE Transactions on Very Large Scale Integration (VLSI) Systems, Vol. 25, No. 8, 7924426, 08.2017, p. 2346-2359.

Research output: Contribution to journalArticle

TY - JOUR

T1 - A Processor and Cache Online Self-Testing Methodology for OS-Managed Platform

AU - Lin, Ching Wen

AU - Chen, Chung Ho

PY - 2017/8

Y1 - 2017/8

N2 - Software-based self-test (SBST) is an effective method to detect operational faults of a processor system. We propose an architectural approach to support high fault-coverage online SBST: Processor Shield, which tackles the difficult-to-test issues raised due to the protection of an operating system. The processor shield, including a software framework and design for testing hardware, creates an online self-testing environment without influencing other processes and on-bus devices even if the SBST fails. We present a case study that demonstrates SBST executions under Linux kernel on an ARMv5-compatible processor system. For CPU testing, the stuck-at fault coverage is over 99% while the transition fault coverage is higher than 93%. For cache control logic testing, the stuck-at fault coverage is over 99% while the transition fault coverage is higher than 95%. For RAM module testing, the fault coverage is nearly 100%. Cache SBSTs finish in a context-switch interval of less than 4 ms while CPU SBST finishes in less than 8 ms for 1-GHz clock. The hardware overhead of the processor shield is only 0.494% of the whole processor area. We also present an SBST-dynamic voltage and frequency scaling application that calibrates the dynamic minimal guardbands and helps achieving lower power consumption and mitigating transistor-aging effect.

AB - Software-based self-test (SBST) is an effective method to detect operational faults of a processor system. We propose an architectural approach to support high fault-coverage online SBST: Processor Shield, which tackles the difficult-to-test issues raised due to the protection of an operating system. The processor shield, including a software framework and design for testing hardware, creates an online self-testing environment without influencing other processes and on-bus devices even if the SBST fails. We present a case study that demonstrates SBST executions under Linux kernel on an ARMv5-compatible processor system. For CPU testing, the stuck-at fault coverage is over 99% while the transition fault coverage is higher than 93%. For cache control logic testing, the stuck-at fault coverage is over 99% while the transition fault coverage is higher than 95%. For RAM module testing, the fault coverage is nearly 100%. Cache SBSTs finish in a context-switch interval of less than 4 ms while CPU SBST finishes in less than 8 ms for 1-GHz clock. The hardware overhead of the processor shield is only 0.494% of the whole processor area. We also present an SBST-dynamic voltage and frequency scaling application that calibrates the dynamic minimal guardbands and helps achieving lower power consumption and mitigating transistor-aging effect.

UR - http://www.scopus.com/inward/record.url?scp=85018934411&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=85018934411&partnerID=8YFLogxK

U2 - 10.1109/TVLSI.2017.2698506

DO - 10.1109/TVLSI.2017.2698506

M3 - Article

AN - SCOPUS:85018934411

VL - 25

SP - 2346

EP - 2359

JO - IEEE Transactions on Very Large Scale Integration (VLSI) Systems

JF - IEEE Transactions on Very Large Scale Integration (VLSI) Systems

SN - 1063-8210

IS - 8

M1 - 7924426

ER -