A processor-based built-in self-repair design for embedded memories

Chin Lung Su, Rei Fu Huang, Cheng Wen Wu

Research output: Chapter in Book/Report/Conference proceedingConference contribution

29 Citations (Scopus)

Abstract

We propose an embedded processor-based built-in self-repair (BISR) design for embedded memories. In the proposed design we reuse the embedded processor that can be found on almost every system-on-chip (SOC) product, in addition to many distinct features. By reusing the embedded processor, the controller and redundancy analysis circuit of a typical BISR design can be removed. Also, the test algorithm and redundancy analysis/allocation algorithm are easily programmable, greatly increasing the design flexibility. We also have developed a memory wrapper that allows at-speed testing of the memory cores. The area overhead of the proposed BISR scheme is low, since only the memory wrapper needs to be realized explicitly. Our experiments show that the BISR area overhead for a typical 8Kx32 SRAM is lower than 1%.

Original languageEnglish
Title of host publicationProceedings - 12th Asian Test Symposium, ATS 2003
PublisherIEEE Computer Society
Pages366-371
Number of pages6
ISBN (Electronic)0769519512
DOIs
Publication statusPublished - 2003 Jan 1
Event12th Asian Test Symposium, ATS 2003 - Xi'an, China
Duration: 2003 Nov 162003 Nov 19

Publication series

NameProceedings of the Asian Test Symposium
Volume2003-January
ISSN (Print)1081-7735

Other

Other12th Asian Test Symposium, ATS 2003
CountryChina
CityXi'an
Period03-11-1603-11-19

Fingerprint

Repair
Data storage equipment
Redundancy
Static random access storage
Electric network analysis
Controllers
Testing
Experiments

All Science Journal Classification (ASJC) codes

  • Electrical and Electronic Engineering

Cite this

Su, C. L., Huang, R. F., & Wu, C. W. (2003). A processor-based built-in self-repair design for embedded memories. In Proceedings - 12th Asian Test Symposium, ATS 2003 (pp. 366-371). [1250838] (Proceedings of the Asian Test Symposium; Vol. 2003-January). IEEE Computer Society. https://doi.org/10.1109/ATS.2003.1250838
Su, Chin Lung ; Huang, Rei Fu ; Wu, Cheng Wen. / A processor-based built-in self-repair design for embedded memories. Proceedings - 12th Asian Test Symposium, ATS 2003. IEEE Computer Society, 2003. pp. 366-371 (Proceedings of the Asian Test Symposium).
@inproceedings{ff62560912e140e59acdba02297133e6,
title = "A processor-based built-in self-repair design for embedded memories",
abstract = "We propose an embedded processor-based built-in self-repair (BISR) design for embedded memories. In the proposed design we reuse the embedded processor that can be found on almost every system-on-chip (SOC) product, in addition to many distinct features. By reusing the embedded processor, the controller and redundancy analysis circuit of a typical BISR design can be removed. Also, the test algorithm and redundancy analysis/allocation algorithm are easily programmable, greatly increasing the design flexibility. We also have developed a memory wrapper that allows at-speed testing of the memory cores. The area overhead of the proposed BISR scheme is low, since only the memory wrapper needs to be realized explicitly. Our experiments show that the BISR area overhead for a typical 8Kx32 SRAM is lower than 1{\%}.",
author = "Su, {Chin Lung} and Huang, {Rei Fu} and Wu, {Cheng Wen}",
year = "2003",
month = "1",
day = "1",
doi = "10.1109/ATS.2003.1250838",
language = "English",
series = "Proceedings of the Asian Test Symposium",
publisher = "IEEE Computer Society",
pages = "366--371",
booktitle = "Proceedings - 12th Asian Test Symposium, ATS 2003",
address = "United States",

}

Su, CL, Huang, RF & Wu, CW 2003, A processor-based built-in self-repair design for embedded memories. in Proceedings - 12th Asian Test Symposium, ATS 2003., 1250838, Proceedings of the Asian Test Symposium, vol. 2003-January, IEEE Computer Society, pp. 366-371, 12th Asian Test Symposium, ATS 2003, Xi'an, China, 03-11-16. https://doi.org/10.1109/ATS.2003.1250838

A processor-based built-in self-repair design for embedded memories. / Su, Chin Lung; Huang, Rei Fu; Wu, Cheng Wen.

Proceedings - 12th Asian Test Symposium, ATS 2003. IEEE Computer Society, 2003. p. 366-371 1250838 (Proceedings of the Asian Test Symposium; Vol. 2003-January).

Research output: Chapter in Book/Report/Conference proceedingConference contribution

TY - GEN

T1 - A processor-based built-in self-repair design for embedded memories

AU - Su, Chin Lung

AU - Huang, Rei Fu

AU - Wu, Cheng Wen

PY - 2003/1/1

Y1 - 2003/1/1

N2 - We propose an embedded processor-based built-in self-repair (BISR) design for embedded memories. In the proposed design we reuse the embedded processor that can be found on almost every system-on-chip (SOC) product, in addition to many distinct features. By reusing the embedded processor, the controller and redundancy analysis circuit of a typical BISR design can be removed. Also, the test algorithm and redundancy analysis/allocation algorithm are easily programmable, greatly increasing the design flexibility. We also have developed a memory wrapper that allows at-speed testing of the memory cores. The area overhead of the proposed BISR scheme is low, since only the memory wrapper needs to be realized explicitly. Our experiments show that the BISR area overhead for a typical 8Kx32 SRAM is lower than 1%.

AB - We propose an embedded processor-based built-in self-repair (BISR) design for embedded memories. In the proposed design we reuse the embedded processor that can be found on almost every system-on-chip (SOC) product, in addition to many distinct features. By reusing the embedded processor, the controller and redundancy analysis circuit of a typical BISR design can be removed. Also, the test algorithm and redundancy analysis/allocation algorithm are easily programmable, greatly increasing the design flexibility. We also have developed a memory wrapper that allows at-speed testing of the memory cores. The area overhead of the proposed BISR scheme is low, since only the memory wrapper needs to be realized explicitly. Our experiments show that the BISR area overhead for a typical 8Kx32 SRAM is lower than 1%.

UR - http://www.scopus.com/inward/record.url?scp=84954455193&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=84954455193&partnerID=8YFLogxK

U2 - 10.1109/ATS.2003.1250838

DO - 10.1109/ATS.2003.1250838

M3 - Conference contribution

AN - SCOPUS:84954455193

T3 - Proceedings of the Asian Test Symposium

SP - 366

EP - 371

BT - Proceedings - 12th Asian Test Symposium, ATS 2003

PB - IEEE Computer Society

ER -

Su CL, Huang RF, Wu CW. A processor-based built-in self-repair design for embedded memories. In Proceedings - 12th Asian Test Symposium, ATS 2003. IEEE Computer Society. 2003. p. 366-371. 1250838. (Proceedings of the Asian Test Symposium). https://doi.org/10.1109/ATS.2003.1250838