A Repair-for-Diagnosis Methodology for Logic Circuits

Cheng Hung Wu, Sheng Lin Lin, Kuen-Jong Lee, Sudhakar M. Reddy

Research output: Contribution to journalArticle

Abstract

Fault diagnosis plays a major role in IC yield enhancement as it can help identify yield limiting defects in fabricated devices. The information on such defects is used to guide modifications to design and/or fabrication processes to improve yield. These steps may be iterated until acceptable yield levels are achieved. Due to circuit structure and limitations of the tests and/or diagnosis procedures used, after the application of tests and logic diagnosis, many detectable faults remain undistinguished from each other and are reported out as suspected defects, thus limiting diagnostic resolution and affecting ability to pinpoint yield limiting defects. This paper proposes a repair-for-diagnosis method to distinguish undistinguished fault pairs in logic circuits to improve diagnostic resolution and hence facilitate the determination of yield limiting defects. Even functionally equivalent faults which cannot be distinguished by any tests can be distinguished using the proposed method. The method proposed augments a circuit under consideration by adding redundant logic that allows repair of a fault to distinguish it from other faults in a group of undistinguished faults. Procedures to efficiently use the proposed repair strategy are given. Once the yield limiting defects are identified and corrective actions in the design and manufacturing process are done, the additional logic of repair-for-diagnosis can be deleted from the final design for volume production with desired yields. Experimental results on ISCAS-89 and IWLS05 benchmark circuits demonstrate the efficacy of the proposed method to improve diagnostic resolution.

Original languageEnglish
Article number8423443
Pages (from-to)2254-2267
Number of pages14
JournalIEEE Transactions on Very Large Scale Integration (VLSI) Systems
Volume26
Issue number11
DOIs
Publication statusPublished - 2018 Nov 1

Fingerprint

Logic circuits
Repair
Defects
Networks (circuits)
Failure analysis
Fabrication

All Science Journal Classification (ASJC) codes

  • Software
  • Hardware and Architecture
  • Electrical and Electronic Engineering

Cite this

Wu, Cheng Hung ; Lin, Sheng Lin ; Lee, Kuen-Jong ; Reddy, Sudhakar M. / A Repair-for-Diagnosis Methodology for Logic Circuits. In: IEEE Transactions on Very Large Scale Integration (VLSI) Systems. 2018 ; Vol. 26, No. 11. pp. 2254-2267.
@article{605c1d5ed3984edb9348c47db03ccf08,
title = "A Repair-for-Diagnosis Methodology for Logic Circuits",
abstract = "Fault diagnosis plays a major role in IC yield enhancement as it can help identify yield limiting defects in fabricated devices. The information on such defects is used to guide modifications to design and/or fabrication processes to improve yield. These steps may be iterated until acceptable yield levels are achieved. Due to circuit structure and limitations of the tests and/or diagnosis procedures used, after the application of tests and logic diagnosis, many detectable faults remain undistinguished from each other and are reported out as suspected defects, thus limiting diagnostic resolution and affecting ability to pinpoint yield limiting defects. This paper proposes a repair-for-diagnosis method to distinguish undistinguished fault pairs in logic circuits to improve diagnostic resolution and hence facilitate the determination of yield limiting defects. Even functionally equivalent faults which cannot be distinguished by any tests can be distinguished using the proposed method. The method proposed augments a circuit under consideration by adding redundant logic that allows repair of a fault to distinguish it from other faults in a group of undistinguished faults. Procedures to efficiently use the proposed repair strategy are given. Once the yield limiting defects are identified and corrective actions in the design and manufacturing process are done, the additional logic of repair-for-diagnosis can be deleted from the final design for volume production with desired yields. Experimental results on ISCAS-89 and IWLS05 benchmark circuits demonstrate the efficacy of the proposed method to improve diagnostic resolution.",
author = "Wu, {Cheng Hung} and Lin, {Sheng Lin} and Kuen-Jong Lee and Reddy, {Sudhakar M.}",
year = "2018",
month = "11",
day = "1",
doi = "10.1109/TVLSI.2018.2856527",
language = "English",
volume = "26",
pages = "2254--2267",
journal = "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
issn = "1063-8210",
publisher = "Institute of Electrical and Electronics Engineers Inc.",
number = "11",

}

A Repair-for-Diagnosis Methodology for Logic Circuits. / Wu, Cheng Hung; Lin, Sheng Lin; Lee, Kuen-Jong; Reddy, Sudhakar M.

In: IEEE Transactions on Very Large Scale Integration (VLSI) Systems, Vol. 26, No. 11, 8423443, 01.11.2018, p. 2254-2267.

Research output: Contribution to journalArticle

TY - JOUR

T1 - A Repair-for-Diagnosis Methodology for Logic Circuits

AU - Wu, Cheng Hung

AU - Lin, Sheng Lin

AU - Lee, Kuen-Jong

AU - Reddy, Sudhakar M.

PY - 2018/11/1

Y1 - 2018/11/1

N2 - Fault diagnosis plays a major role in IC yield enhancement as it can help identify yield limiting defects in fabricated devices. The information on such defects is used to guide modifications to design and/or fabrication processes to improve yield. These steps may be iterated until acceptable yield levels are achieved. Due to circuit structure and limitations of the tests and/or diagnosis procedures used, after the application of tests and logic diagnosis, many detectable faults remain undistinguished from each other and are reported out as suspected defects, thus limiting diagnostic resolution and affecting ability to pinpoint yield limiting defects. This paper proposes a repair-for-diagnosis method to distinguish undistinguished fault pairs in logic circuits to improve diagnostic resolution and hence facilitate the determination of yield limiting defects. Even functionally equivalent faults which cannot be distinguished by any tests can be distinguished using the proposed method. The method proposed augments a circuit under consideration by adding redundant logic that allows repair of a fault to distinguish it from other faults in a group of undistinguished faults. Procedures to efficiently use the proposed repair strategy are given. Once the yield limiting defects are identified and corrective actions in the design and manufacturing process are done, the additional logic of repair-for-diagnosis can be deleted from the final design for volume production with desired yields. Experimental results on ISCAS-89 and IWLS05 benchmark circuits demonstrate the efficacy of the proposed method to improve diagnostic resolution.

AB - Fault diagnosis plays a major role in IC yield enhancement as it can help identify yield limiting defects in fabricated devices. The information on such defects is used to guide modifications to design and/or fabrication processes to improve yield. These steps may be iterated until acceptable yield levels are achieved. Due to circuit structure and limitations of the tests and/or diagnosis procedures used, after the application of tests and logic diagnosis, many detectable faults remain undistinguished from each other and are reported out as suspected defects, thus limiting diagnostic resolution and affecting ability to pinpoint yield limiting defects. This paper proposes a repair-for-diagnosis method to distinguish undistinguished fault pairs in logic circuits to improve diagnostic resolution and hence facilitate the determination of yield limiting defects. Even functionally equivalent faults which cannot be distinguished by any tests can be distinguished using the proposed method. The method proposed augments a circuit under consideration by adding redundant logic that allows repair of a fault to distinguish it from other faults in a group of undistinguished faults. Procedures to efficiently use the proposed repair strategy are given. Once the yield limiting defects are identified and corrective actions in the design and manufacturing process are done, the additional logic of repair-for-diagnosis can be deleted from the final design for volume production with desired yields. Experimental results on ISCAS-89 and IWLS05 benchmark circuits demonstrate the efficacy of the proposed method to improve diagnostic resolution.

UR - http://www.scopus.com/inward/record.url?scp=85050720184&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=85050720184&partnerID=8YFLogxK

U2 - 10.1109/TVLSI.2018.2856527

DO - 10.1109/TVLSI.2018.2856527

M3 - Article

AN - SCOPUS:85050720184

VL - 26

SP - 2254

EP - 2267

JO - IEEE Transactions on Very Large Scale Integration (VLSI) Systems

JF - IEEE Transactions on Very Large Scale Integration (VLSI) Systems

SN - 1063-8210

IS - 11

M1 - 8423443

ER -