TY - GEN
T1 - A Run-Pause-Resume silicon debug technique for multiple clock domain systems
AU - Hong, Shuo Lian
AU - Lee, Kuen Jong
PY - 2017/11/3
Y1 - 2017/11/3
N2 - The run-pause-resume (RPR) debug methodology allows one to pause the normal circuit operations, observe the internal states of flip-flops and then resume the normal operations for further debug process. Data invalidation is a major problem that needs to be addressed when debugging a multiple-clock design with this methodology. This problem occurs when flip-flops in a receiving clock domain capture incorrect data during debugging, and thus cannot be resumed correctly. In this paper we propose a novel RPR technique that can avoid data invalidation with the cycle-level granularity of debug resolution. A software program is employed to calculate the exact time to transmit pause control signals according to the user-defined breakpoint and a hardware controller is developed to convert the pause signal to appropriate gating signals for the circuit under debug (CUD) and the data path of the clock domain crossing interface. By doing this, we can avoid data invalidation as well as allow users to pause and resume the CUD at arbitrary clock cycle. Experimental results show that the hardware area overhead is very small and 100% debug resolution is achieved.
AB - The run-pause-resume (RPR) debug methodology allows one to pause the normal circuit operations, observe the internal states of flip-flops and then resume the normal operations for further debug process. Data invalidation is a major problem that needs to be addressed when debugging a multiple-clock design with this methodology. This problem occurs when flip-flops in a receiving clock domain capture incorrect data during debugging, and thus cannot be resumed correctly. In this paper we propose a novel RPR technique that can avoid data invalidation with the cycle-level granularity of debug resolution. A software program is employed to calculate the exact time to transmit pause control signals according to the user-defined breakpoint and a hardware controller is developed to convert the pause signal to appropriate gating signals for the circuit under debug (CUD) and the data path of the clock domain crossing interface. By doing this, we can avoid data invalidation as well as allow users to pause and resume the CUD at arbitrary clock cycle. Experimental results show that the hardware area overhead is very small and 100% debug resolution is achieved.
UR - http://www.scopus.com/inward/record.url?scp=85040580297&partnerID=8YFLogxK
UR - http://www.scopus.com/inward/citedby.url?scp=85040580297&partnerID=8YFLogxK
U2 - 10.1109/ITC-ASIA.2017.8097109
DO - 10.1109/ITC-ASIA.2017.8097109
M3 - Conference contribution
AN - SCOPUS:85040580297
T3 - ITC-Asia 2017 - International Test Conference in Asia
SP - 46
EP - 51
BT - ITC-Asia 2017 - International Test Conference in Asia
PB - Institute of Electrical and Electronics Engineers Inc.
T2 - 1st International Test Conference in Asia, ITC-Asia 2017
Y2 - 13 September 2017 through 15 September 2017
ER -