A SIMD-accelerated software rendering pipeline for 3D graphics processing

Eric Shianda Yu, Chung-Ho Chen

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Abstract

This paper presents a SIMD-accelerated software rendering pipeline for 3D graphics processing with multi-core architecture. The multi-core architecture is based on ARMv5 ISA which employs a SIMD unit developed by this work. We also propose a window search bounding box algorithm that can achieve zero failure in pixel tests so that speedup traversal stage is about 20 times faster than the traditional method. Finally, we use an early culling strategy to decrease unnecessary lighting operations.

Original languageEnglish
Title of host publication2012 IEEE Asia Pacific Conference on Circuits and Systems, APCCAS 2012
Pages440-443
Number of pages4
DOIs
Publication statusPublished - 2012 Dec 1
Event2012 IEEE Asia Pacific Conference on Circuits and Systems, APCCAS 2012 - Kaohsiung, Taiwan
Duration: 2012 Dec 22012 Dec 5

Publication series

NameIEEE Asia-Pacific Conference on Circuits and Systems, Proceedings, APCCAS

Other

Other2012 IEEE Asia Pacific Conference on Circuits and Systems, APCCAS 2012
CountryTaiwan
CityKaohsiung
Period12-12-0212-12-05

Fingerprint

Pipelines
Lighting
Pixels
Processing

All Science Journal Classification (ASJC) codes

  • Electrical and Electronic Engineering

Cite this

Yu, E. S., & Chen, C-H. (2012). A SIMD-accelerated software rendering pipeline for 3D graphics processing. In 2012 IEEE Asia Pacific Conference on Circuits and Systems, APCCAS 2012 (pp. 440-443). [6419066] (IEEE Asia-Pacific Conference on Circuits and Systems, Proceedings, APCCAS). https://doi.org/10.1109/APCCAS.2012.6419066
Yu, Eric Shianda ; Chen, Chung-Ho. / A SIMD-accelerated software rendering pipeline for 3D graphics processing. 2012 IEEE Asia Pacific Conference on Circuits and Systems, APCCAS 2012. 2012. pp. 440-443 (IEEE Asia-Pacific Conference on Circuits and Systems, Proceedings, APCCAS).
@inproceedings{7f617500cd3d4488b316d07461d27f44,
title = "A SIMD-accelerated software rendering pipeline for 3D graphics processing",
abstract = "This paper presents a SIMD-accelerated software rendering pipeline for 3D graphics processing with multi-core architecture. The multi-core architecture is based on ARMv5 ISA which employs a SIMD unit developed by this work. We also propose a window search bounding box algorithm that can achieve zero failure in pixel tests so that speedup traversal stage is about 20 times faster than the traditional method. Finally, we use an early culling strategy to decrease unnecessary lighting operations.",
author = "Yu, {Eric Shianda} and Chung-Ho Chen",
year = "2012",
month = "12",
day = "1",
doi = "10.1109/APCCAS.2012.6419066",
language = "English",
isbn = "9781457717291",
series = "IEEE Asia-Pacific Conference on Circuits and Systems, Proceedings, APCCAS",
pages = "440--443",
booktitle = "2012 IEEE Asia Pacific Conference on Circuits and Systems, APCCAS 2012",

}

Yu, ES & Chen, C-H 2012, A SIMD-accelerated software rendering pipeline for 3D graphics processing. in 2012 IEEE Asia Pacific Conference on Circuits and Systems, APCCAS 2012., 6419066, IEEE Asia-Pacific Conference on Circuits and Systems, Proceedings, APCCAS, pp. 440-443, 2012 IEEE Asia Pacific Conference on Circuits and Systems, APCCAS 2012, Kaohsiung, Taiwan, 12-12-02. https://doi.org/10.1109/APCCAS.2012.6419066

A SIMD-accelerated software rendering pipeline for 3D graphics processing. / Yu, Eric Shianda; Chen, Chung-Ho.

2012 IEEE Asia Pacific Conference on Circuits and Systems, APCCAS 2012. 2012. p. 440-443 6419066 (IEEE Asia-Pacific Conference on Circuits and Systems, Proceedings, APCCAS).

Research output: Chapter in Book/Report/Conference proceedingConference contribution

TY - GEN

T1 - A SIMD-accelerated software rendering pipeline for 3D graphics processing

AU - Yu, Eric Shianda

AU - Chen, Chung-Ho

PY - 2012/12/1

Y1 - 2012/12/1

N2 - This paper presents a SIMD-accelerated software rendering pipeline for 3D graphics processing with multi-core architecture. The multi-core architecture is based on ARMv5 ISA which employs a SIMD unit developed by this work. We also propose a window search bounding box algorithm that can achieve zero failure in pixel tests so that speedup traversal stage is about 20 times faster than the traditional method. Finally, we use an early culling strategy to decrease unnecessary lighting operations.

AB - This paper presents a SIMD-accelerated software rendering pipeline for 3D graphics processing with multi-core architecture. The multi-core architecture is based on ARMv5 ISA which employs a SIMD unit developed by this work. We also propose a window search bounding box algorithm that can achieve zero failure in pixel tests so that speedup traversal stage is about 20 times faster than the traditional method. Finally, we use an early culling strategy to decrease unnecessary lighting operations.

UR - http://www.scopus.com/inward/record.url?scp=84874160501&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=84874160501&partnerID=8YFLogxK

U2 - 10.1109/APCCAS.2012.6419066

DO - 10.1109/APCCAS.2012.6419066

M3 - Conference contribution

SN - 9781457717291

T3 - IEEE Asia-Pacific Conference on Circuits and Systems, Proceedings, APCCAS

SP - 440

EP - 443

BT - 2012 IEEE Asia Pacific Conference on Circuits and Systems, APCCAS 2012

ER -

Yu ES, Chen C-H. A SIMD-accelerated software rendering pipeline for 3D graphics processing. In 2012 IEEE Asia Pacific Conference on Circuits and Systems, APCCAS 2012. 2012. p. 440-443. 6419066. (IEEE Asia-Pacific Conference on Circuits and Systems, Proceedings, APCCAS). https://doi.org/10.1109/APCCAS.2012.6419066