A subthreshold SRAM cell with autonomous bitline-voltage clamping

Shien Chun Luo, Lih-Yih Chiou

Research output: Chapter in Book/Report/Conference proceedingConference contribution

2 Citations (Scopus)

Abstract

Ultra-low power SRAM is a promising memory for the next-generation electronics that focus on green and power-aware computing. Unfortunately, ultra-low power SRAM encounters serious timing uncertainty. One of the major problems is that the conventional voltage-clamping circuits cannot work when the bitlines have serious with-in-die variations. The full swing, usually required on the bitline, causes unwanted power dispassion. Therefore, this work proposes a novel SRAM cell that can clamp the bitline voltage autonomously. This voltage clamping is also independent in each bitline and is adapted automatically under dynamic voltage scaling. The dynamic power on bitline discharge can be saved by 75% by using the proposed structure, with an acceptable overhead in access time.

Original languageEnglish
Title of host publication2010 International Symposium on Next-Generation Electronics, ISNE 2010 - Conference Program
Pages150-153
Number of pages4
DOIs
Publication statusPublished - 2010 Dec 1
Event2010 International Symposium on Next-Generation Electronics, ISNE 2010 - Kaohsiung, Taiwan
Duration: 2010 Nov 182010 Nov 19

Publication series

Name2010 International Symposium on Next-Generation Electronics, ISNE 2010 - Conference Program

Other

Other2010 International Symposium on Next-Generation Electronics, ISNE 2010
CountryTaiwan
CityKaohsiung
Period10-11-1810-11-19

Fingerprint

Static random access storage
Electric potential
Clamping devices
Electronic equipment
Data storage equipment
Networks (circuits)

All Science Journal Classification (ASJC) codes

  • Electrical and Electronic Engineering

Cite this

Luo, S. C., & Chiou, L-Y. (2010). A subthreshold SRAM cell with autonomous bitline-voltage clamping. In 2010 International Symposium on Next-Generation Electronics, ISNE 2010 - Conference Program (pp. 150-153). [5669177] (2010 International Symposium on Next-Generation Electronics, ISNE 2010 - Conference Program). https://doi.org/10.1109/ISNE.2010.5669177
Luo, Shien Chun ; Chiou, Lih-Yih. / A subthreshold SRAM cell with autonomous bitline-voltage clamping. 2010 International Symposium on Next-Generation Electronics, ISNE 2010 - Conference Program. 2010. pp. 150-153 (2010 International Symposium on Next-Generation Electronics, ISNE 2010 - Conference Program).
@inproceedings{9ea1e6c68d344cb3bc86ec2eb4f4a6bc,
title = "A subthreshold SRAM cell with autonomous bitline-voltage clamping",
abstract = "Ultra-low power SRAM is a promising memory for the next-generation electronics that focus on green and power-aware computing. Unfortunately, ultra-low power SRAM encounters serious timing uncertainty. One of the major problems is that the conventional voltage-clamping circuits cannot work when the bitlines have serious with-in-die variations. The full swing, usually required on the bitline, causes unwanted power dispassion. Therefore, this work proposes a novel SRAM cell that can clamp the bitline voltage autonomously. This voltage clamping is also independent in each bitline and is adapted automatically under dynamic voltage scaling. The dynamic power on bitline discharge can be saved by 75{\%} by using the proposed structure, with an acceptable overhead in access time.",
author = "Luo, {Shien Chun} and Lih-Yih Chiou",
year = "2010",
month = "12",
day = "1",
doi = "10.1109/ISNE.2010.5669177",
language = "English",
isbn = "9781424466948",
series = "2010 International Symposium on Next-Generation Electronics, ISNE 2010 - Conference Program",
pages = "150--153",
booktitle = "2010 International Symposium on Next-Generation Electronics, ISNE 2010 - Conference Program",

}

Luo, SC & Chiou, L-Y 2010, A subthreshold SRAM cell with autonomous bitline-voltage clamping. in 2010 International Symposium on Next-Generation Electronics, ISNE 2010 - Conference Program., 5669177, 2010 International Symposium on Next-Generation Electronics, ISNE 2010 - Conference Program, pp. 150-153, 2010 International Symposium on Next-Generation Electronics, ISNE 2010, Kaohsiung, Taiwan, 10-11-18. https://doi.org/10.1109/ISNE.2010.5669177

A subthreshold SRAM cell with autonomous bitline-voltage clamping. / Luo, Shien Chun; Chiou, Lih-Yih.

2010 International Symposium on Next-Generation Electronics, ISNE 2010 - Conference Program. 2010. p. 150-153 5669177 (2010 International Symposium on Next-Generation Electronics, ISNE 2010 - Conference Program).

Research output: Chapter in Book/Report/Conference proceedingConference contribution

TY - GEN

T1 - A subthreshold SRAM cell with autonomous bitline-voltage clamping

AU - Luo, Shien Chun

AU - Chiou, Lih-Yih

PY - 2010/12/1

Y1 - 2010/12/1

N2 - Ultra-low power SRAM is a promising memory for the next-generation electronics that focus on green and power-aware computing. Unfortunately, ultra-low power SRAM encounters serious timing uncertainty. One of the major problems is that the conventional voltage-clamping circuits cannot work when the bitlines have serious with-in-die variations. The full swing, usually required on the bitline, causes unwanted power dispassion. Therefore, this work proposes a novel SRAM cell that can clamp the bitline voltage autonomously. This voltage clamping is also independent in each bitline and is adapted automatically under dynamic voltage scaling. The dynamic power on bitline discharge can be saved by 75% by using the proposed structure, with an acceptable overhead in access time.

AB - Ultra-low power SRAM is a promising memory for the next-generation electronics that focus on green and power-aware computing. Unfortunately, ultra-low power SRAM encounters serious timing uncertainty. One of the major problems is that the conventional voltage-clamping circuits cannot work when the bitlines have serious with-in-die variations. The full swing, usually required on the bitline, causes unwanted power dispassion. Therefore, this work proposes a novel SRAM cell that can clamp the bitline voltage autonomously. This voltage clamping is also independent in each bitline and is adapted automatically under dynamic voltage scaling. The dynamic power on bitline discharge can be saved by 75% by using the proposed structure, with an acceptable overhead in access time.

UR - http://www.scopus.com/inward/record.url?scp=78751506661&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=78751506661&partnerID=8YFLogxK

U2 - 10.1109/ISNE.2010.5669177

DO - 10.1109/ISNE.2010.5669177

M3 - Conference contribution

SN - 9781424466948

T3 - 2010 International Symposium on Next-Generation Electronics, ISNE 2010 - Conference Program

SP - 150

EP - 153

BT - 2010 International Symposium on Next-Generation Electronics, ISNE 2010 - Conference Program

ER -

Luo SC, Chiou L-Y. A subthreshold SRAM cell with autonomous bitline-voltage clamping. In 2010 International Symposium on Next-Generation Electronics, ISNE 2010 - Conference Program. 2010. p. 150-153. 5669177. (2010 International Symposium on Next-Generation Electronics, ISNE 2010 - Conference Program). https://doi.org/10.1109/ISNE.2010.5669177